Hello, and welcome to this presentation of the STM32WB Low-power timer (LPTIM). It covers the features of this peripheral, which offers a set of timing features and can generate waveforms even in low-power modes.
The low-power timer peripheral embedded in the STM32WB microcontroller provides a 16-bit timer that is able to run even in low-power modes. This is made possible thanks to a flexible clocking scheme. The low-power timer peripheral provides basic general-purpose timer functions. One major function of the low-power timer is its capability to keep running even when no internal clock source is active when configured in asynchronous counting mode.
The low-power timer’s main feature is its ability to keep running even in low-power mode when almost all clock sources are turned off. The low-power timer has a very flexible clocking scheme. It can be clocked from on-chip clock sources: LSE, LSI, PCKL1, PLL2P, PLL3R, PER_CK clock. Or it can be clocked from an external clock source over the low-power timer’s “LPTIM_IN1” input. This latter feature is used for building “Pulse Counter” applications and is a key function for metering applications like gas-meters, etc.

The low-power timer features up to 8 external trigger sources with configurable polarity. External trigger inputs feature digital filters to cancel-out faulty triggers that could be raised in noisy operating environments.

The low-power timer can be configured to run either in Continuous or One-shot mode. One-shot mode is used for generating pulse waveforms while Continuous mode is used to generate PWM waveforms.
The low-power timer is a peripheral with two clock domains. The APB clock domain contains the peripheral’s APB interface. The kernel clock domain contains the low-power timer peripheral’s core functions. The kernel clock domain can be clocked by internal clock sources from an external clock source through the timer’s “LPTIM_IN1” input. The low-power timer peripheral embeds a 16-bit counter that is fed through a power-of-two prescaler. The low-power timer peripheral features a 16-bit Auto-reload register and a 16-bit Compare register that are used to set the period and duty-cycle, respectively, for a PWM waveform signal output on the timer’s “LPTIM_OUT” output. The low-power timer features an Encoder mode function that can be used to interface with incremental quadrature encoder sensors using the peripheral’s “lptim_in1_mux” and “lptim_in2_mux” inputs. Both inputs feature glitch-filtering circuitry.
The LPTIM_CMP and LPTIM_ARR registers in conjunction with the bit-fields ‘WAVE’ from the LPTIM_CFGR register and ‘SNGSTRT’ from the LPTIM_CR register are used to control the output waveform.

The output waveform is either a typical PWM signal with its period and duty-cycle controlled by the LPTIM_ARR and LPTIM_CMP registers, respectively. Or it is a single pulse with the last output state defined by the configured waveform.

If the last output state is the same as the one at the waveform’s beginning, then One-pulse mode is configured. If not, then SetOnce mode is configured.

The low-power timer’s output polarity is controlled through the ‘WAVPOL’ bit-field in the LPTIM_CFGR register.
Timer counter reset

- Timer counter reset resets the contents of the LPTIM_CNT register

- Two counter reset mechanisms are possible
  - Synchronous counter reset mechanism
    - When the COUNTRST bit of the LPTIM_CR register is set to ‘1’, the contents of the LPTIM_CNT register are reset. This reset only takes place after a synchronization delay of 3 kernel clock cycles (the lptim_ker_ck kernel clock signal may be different from APB clock).
  - Asynchronous counter reset mechanism
    - When the RSTARE bit of the LPTIM_CR register is set to ‘1’, any read access to LPTIM_CNT register will asynchronously reset the contents of the LPTIM_CNT register.

The low-power timer features a counter reset function used to reset to ‘0’ the contents of the LPTIM_CNT register. Two counter reset mechanisms are possible: The synchronous counter reset mechanism and the asynchronous counter reset mechanism.

A synchronous counter reset is performed by setting the COUNTRST bit. Due to the synchronous nature of this reset, it only takes place after a synchronization delay of 3 LPTIM kernel clock cycles.

When the RSTARE bit is set, an asynchronous counter reset is performed on the next APB read access to the LPTIM_CNT register.
The low-power timer features an Encoder mode function that can interface with the incremental quadrature encoder sensors using the peripheral’s “Input1” and “Input2” inputs. Both inputs feature glitch-filtering circuitry. The Encoder function is similar to the one embedded in the general-purpose timers.

In order to use the Encoder mode function, the low-power timer must be running in Continuous mode.

One important thing to note is that only low-power timers 1 and 2 embed the Encoder mode function.
The low-power timer peripheral features 7 interrupt sources.

- The “Compare match” interrupt is raised once the content of Counter register LPTIM_CNT matches or is greater than the Compare register LPTIM_CMP content.
- The “Auto-reload match” interrupt is raised when the Counter register’s content matches the Auto-reload register’s (LPTIM_ARR) content.
- The “External trigger event” interrupt is raised when a valid external trigger is detected.
- The “Auto-reload register write completed” and the “Compare register write completed” interrupts are raised when the transfer of the content of the LPTIM_ARR register and LPTIM_CMP register, respectively, is completed from the peripheral’s APB interface logic into the peripheral’s core logic which are contained by two different clock domains. These two interrupts are useful in mitigating the overhead of polling on the status of writing to these two registers when the peripheral core clock is

<table>
<thead>
<tr>
<th>Interrupt event</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Compare match</td>
<td>Interrupt flag is raised when the Counter register’s (LPTIM_CNT) content matches the Compare register’s (LPTIM_CMP) content.</td>
</tr>
<tr>
<td>Auto-reload match</td>
<td>Interrupt flag is raised when the Counter register’s (LPTIM_CNT) content matches the Auto-reload register’s (LPTIM_ARR) content.</td>
</tr>
<tr>
<td>External trigger event</td>
<td>Interrupt flag is raised when an external trigger is detected.</td>
</tr>
<tr>
<td>Auto-reload register write completed</td>
<td>Interrupt flag is raised when the write action into the LPTIM_ARR register is completed.</td>
</tr>
<tr>
<td>Compare register write completed</td>
<td>Interrupt flag is raised when the write action into the LPTIM_CMP register is completed.</td>
</tr>
<tr>
<td>Direction change</td>
<td>Used for Encoder mode, two interrupt flags are embedded to highlight direction change: Up flag to highlight up-counting direction change and Down flag to highlight down-counting direction change.</td>
</tr>
</tbody>
</table>
too slow compared to the APB interface clock.

- The “Up and Down Direction change” interrupts are raised when the Encoder mode function is enabled and the counting direction is changed from up to down or vice-versa. The counting direction of the low-power timer’s counter reflects the rotation direction of the quadrature sensor.
The low-power timer peripheral is active in Run, Sleep, and Stop power modes.
The low-power timer is able to wake up the microcontroller from either Sleep or Stop modes.
For more details, please refer to the following documentation available on our website.

- Application note AN4865. Low-power timer (LPTIM) applicative use-cases on STM32 MCUs