




Hello, and welcome to this presentation, that describes the register file of the GPDMA.

Register file



The register file is composed of global registers applicable to all channels and channel related registers.

The channel related registers are split into the channel linked-list register file that can be updated during a link and the other registers that are not affected by links.

The registers CxTR3 and CxBR2 are only present in the GPDMA channels 6 and 7.

Here is a brief description of the global registers:

- The SECCFGR and PRIVCFGR registers configure the security and privilege attributes of each channel
- The RCFGLOCKR register is used to lock the secure and privilege settings until the next reset
- The MISR and SMISR are interrupt status registers for the non-secure and secure worlds.

Here is a brief description of the channel linked-list register file:


- TR1, TR2 and TR3 are transfer configuration registers
- BR1 and BR2 control the transfer at the block, respectively repeated block level
- SAR and DAR are the source and destination address registers
- LLR controls the link operation.

Here is a brief description of the other channel registers:

- LBAR points to the 64-kilobyte area containing the LLIs
- FCR is a flag clear register
- SR is a status register
- CR is a control register.

Channel direct programming (without linked-list)

(Keeping DMA_CxLLR[31:0]=0)



Direct reconfiguration only when channel is not enabled
 > At least the (source and/or destination) memory start address(es) must be reprogrammed for setting up a continuous DMA service with a bounded buffer

Channel completion is at data transfer completion, either at:
 > Block completion: BNDT[15:0]=0
 > Repeated block completion for GP ch6-7:
 BRC[10:0]=BNDT[15:0]=0
 > Early termination requested by a peripheral



3

This figure describes the direct programming of the GPDMA channel without linked-list.

When GPDMA_CxLLR equals zero, no link occurs.

At the beginning, software initializes the channel by directly programming the channel related registers.

Then software enables the channel.

The DMA hardware checks the configuration and if an error is detected, the USEF flag is set, and the channel is automatically disabled.

When there are no configuration errors, the DMA proceeds with the transfer.

If an error is encountered while the transfer is ongoing, the DTEF flag is set, and the channel is automatically disabled.

When no transfer error is detected, the transfer completes successfully and the Transfer Complete Flag or TCF is set.

Channel transfer completes when BNDT[15:0] becomes equal to zero. This is the block number of data bytes to transfer from the source.

For channels 6 and 7, the channel transfer completes when both the block repeat counter and the block number of data bytes to transfer become equal to zero.

A channel reconfiguration is possible only when the channel is disabled. Without link, software is in charge of reprogramming at least the source and/or destination address to restart the same transfer.

Note that a block transfer may be early completed by a peripheral, such as an I3C in Rx mode.

Thank you

© STMicroelectronics - All rights reserved.
The STMicroelectronics corporate logo is a registered trademark of the STMicroelectronics group of companies. All other names are the property of their respective owners.



In addition to this presentation, you can refer to the other presentations on the GPDMA:

- DMA overview
- DMA transfers hardware and software views
- Autonomous DMA & low power mode
- DMA linked list
- DMA Circular buffering & double buffering
- DMA 2D addressing
- DMA Error reporting
- DMA Input-output LLI control.