




Welcome to the presentation of the STM32U0 DMA request multiplexer (DMAMUX). It covers the main features of this module.

Overview



- The DMA request router (DMAMUX) manages:
 - The assignment of DMA request lines to peripherals
 - The request forwarding synchronization with events on synchronization inputs
 - The request chaining using the DMA request counter and event generator for DMA

Application benefits

- High flexibility in choice of DMA request mapping
- External and internal DMA request management
- Request synchronization
- Request chaining capability

2

The DMAMUX request multiplexer allows routing a DMA request line between the STM32U0's peripherals and its DMA controllers. The routing function is ensured by a programmable multi-channel DMA request line multiplexer.

Each channel selects a unique DMA request line, unconditionally or synchronously with events, from its DMAMUX synchronization inputs.

The DMAMUX may also be used as a DMA request generator from programmable events on its input trigger signals.

Request chaining capability is based on an event generated on a particular output channel that is used as an input of the Request Generator to activate another channel.

The DMAMUX supports two interrupt request outputs.

DMAMUX registers are accessed through the AHB slave interface.

DMAMUX features

Significant improvement in flexibility versus STM32L families

- DMAMUX is a DMA request multiplexer/router
 - DMAMUX provides a programmable routing between any of the 12 channels with any peripheral request
- Additionally, there are 4 request generator channels
 - Software can configure a DMA request to be generated by the DMAMUX itself, upon a trigger input
 - Are programmable:
 - The trigger selection: EXTLINE0..15, LPTIM1/2/3OUT, or any of the 4 generated DMAMUX events
 - The trigger event: rising edge, falling edge or either edge
 - The number of generated DMA requests upon the trigger event
 - There is a trigger overrun flag & interrupt to alert the software when the number of generated DMA requests (as paced by the DMA) have not been completed before a next trigger event



3

The DMAMUX is used to map the peripheral requests onto the 12 available DMA channels.

This mapping is programmable.

Moreover, the DMAMUX embeds a 4-channel request generator that convert triggers into DMA requests.

The following triggers are supported:

- The 16 external interrupts,
- The low-power timers 1, 2, and 3 timeouts,
- The 4 events generated by the DMAMUX itself.

DMAMUX events enable the user to chain DMA transfers without software intervention.

Each request generator has programmable registers to select:

- The trigger input,
- The trigger active edge,
- The number of the generated DMA request.

An overrun interrupt request is asserted when a new trigger is detected when the number of generated DMA requests caused by the previous trigger has not been completed.

STM32U0 DMA & DMAMUX instance


DMAMUX features	DMAMUX
Number of peripheral requests	Up to 76
Number of request generator channels	4
Number of trigger inputs	23
Number of synchronization inputs	23
Number of output DMA request channels	12 (STM32U073xx, STM32U083xx) 7 (STM32U031xx)

The DMAMUX instantiated in the STM32U0 has the following features:

- Up to 76 peripheral requests mapped to either 12 DMA channels for STM32U073xx and STM32U083xx, or 7 DMA channels for STM32U031xx
- 4 request generator channels,
- 23 trigger inputs,
- 23 synchronization inputs.

A second DMA with additional five channels is available only on STM32U073 and STM32U083 devices.

DMAMUX block diagram



The DMAMUX has two main sub-blocks: the request line multiplexer and the request line generator.

The DMAMUX request multiplexer enables routing a DMA request line between the STM32U0's peripherals and the DMA controller.

The routing function is ensured by a programmable multi-channel DMA request line multiplexer.

Each channel selects a unique DMA request line, unconditionally or synchronously with events, from its DMAMUX synchronization inputs.

The number of channels is equal to 12 for STM32U0x3 controller and 7 for STM32U031 controller.

The DMAMUX may also be used as a DMA request generator from programmable events on its input trigger signals.

The DMA request line multiplexor generates both a

request to the DMA controller and, also events that can be used as synchronization inputs as well as trigger inputs.


Do not confuse DMA request generator channels (0 to 3) with DMA request line multiplexer channels:

- 0 to 6 for DMA1 controller,
- 0 to 4 for DMA2 controller.

DMAMUX operating mode (1/2)

Unconditionally operating mode

- When in unconditionally operating mode, the connection of one input DMA request to the multiplexer channel's output is selected through:
 - The programmed request ID number in the DMAREQ_ID field of the channel control register (DMAMUX_CxCR)
 - For each peripheral request line, an ID is assigned
 - DMAREQ_ID = 0x00 corresponds to no DMA request line selected
- After configuring the DMAMUX channel, the DMA controller channel to which it is routed can then be configured
 - It is **NOT** allowed to configure two different DMAMUX channels to select the same DMA request source



The DMAMUX request multiplexer enables routing a DMA request line between a peripheral and a DMA channel in unconditionally operating mode.

When the multiplexer is set, it ensures the actual routing of DMA request and acknowledge control signals.

The connection of a peripheral request to the multiplexer channel's output is selected through the programmed request ID in the DMAREQ_ID field of the channel control register (DMAMUX_CxCR)

- For each peripheral request line, an ID is assigned,
- DMAREQ_ID = 0x00 corresponds to no DMA request line selected.

After configuring the DMAMUX channel, the DMA controller channel to which it is routed can then be

configured.

A same non-null DMAREQ_ID cannot be programmed to different x and y DMAMUX request multiplexer channels (via DMAMUX_CxCR and DMAMUX_CyCR), except when the application guarantees that the two connected DMA channels are not simultaneously active.


The DMAMUX event output is generated when the DMA request counter reaches the value 0.

Its operation will be explained in the next slides.

DMAMUX operating mode (2/2)

Synchronous operating mode

- When in synchronous operating mode, the connection of the input DMA request to the multiplexer channel's output is conditioned with:
 - The synchronization input event selected through the SYNC_ID field of the control register
 - The synchronization event can be rising edge, falling edge or either edge of the selected input
 - And the built-in DMA request counter
- Each served DMA request, after a sync event, decrements the DMA request counter
 - At its underrun:
 - The DMA request counter is automatically loaded with the value in the NBREQ field of the control register
 - The DMA request line is disconnected from the multiplexer channel's output



Each DMA request line multiplexer can individually be set to synchronous operating mode by setting the synchronization enable (SE) bit in its corresponding multiplexer channel control register (DMAMUX_CxCR). The DMA request router has multiple synchronization inputs.

The synchronization inputs are connected in parallel to all multiplexer channels.

When a multiplexer channel is in synchronous operating mode, the effective connection of the selected input DMA request line to the multiplexer channel's output is conditioned with events on the selected synchronization input and on a built-in DMA request counter.

Upon the synchronization event, the selected DMA request line is connected to the multiplexer channel's output.


From this point on, each served DMA request (transition 1-

to-0) on the selected DMA request line decrements the DMA request counter.

At its underrun, the DMA request counter is automatically loaded with the value in the NBREQ field of the control register, and the DMA request line is disconnected from the multiplexer channel's output.

Thus, the number of DMA requests transferred to the multiplexer channel's output following a synchronization event is the value in the NBREQ field plus one.

DMAMUX synchronous mode



When the DMAMUX channel is configured in synchronous mode, its behavior is as follows.

The request multiplexer input (DMA request from the peripheral) can become active, but it will not be forwarded on the DMAMUX request multiplexer output until the synchronization signal is received.

When the sync event is received, the request multiplexer connects its input and output, and all the peripheral requests will be forwarded.

Each DMA request forwarded will decrement the request multiplexer counter (user programmed value).

When the counter reaches zero, the connection between the DMA controller and the peripheral is cut, waiting for a new synchronization event.

For each underrun of the counter, a request multiplexer line can generate an optional event to synchronize with a

second DMAMUX line.

The same event can be used in some low-power scenarios to switch the system back to Stop mode without a CPU intervention.

Synchronization mode can be used to automatically synchronize data transfers with a timer for example, or to trigger the transfers on a peripheral event.

Synchronous mode consideration

- A synchronization event (edge) is detected if the state following the edge remains stable for longer than 2 HCLK clock periods
- After writing to the DMAMUX channel control register (DMAMUX_CxCR), synchronization events are masked during 3 HCLK cycles



A synchronization event (edge) is detected if the state following the edge remains stable for longer than two AHB clock periods.

This delay ensures that glitches on the synchronization event are not taken into account.

After writing to the DMAMUX_CxCR control register, synchronization events are masked during 3 HCLK cycles.


This delay masks possible synchronization events that could occur while the control register is updated, causing metastability.

The synchronization event overrun condition occurs when a new synchronization event is received while the request multiplexer counter is different than zero.

DMAMUX operating mode

DMA request line multiplexer event generation mode

- Each DMA request line multiplexer channel can individually be set in Event Generation operating mode
- Individual enable bit (EGE bit) in the DMAMUX channel control register
- DMAMUX channel generates an event (a pulse) when its DMA request counter is automatically reloaded with the value of the corresponding NBREQ field
- DMAMUX channel event output can be used as a synchronization event or trigger for another channel
 - This allows the request chaining on different DMA channels




When enabled, the multiplexer channel generates an event (a pulse) when its DMA request counter is automatically reloaded with the value of the corresponding NBREQ field.

The event generator is enabled by setting the EGE bit in the control register of the corresponding multiplexer channel.

Only four channels support the generation of events: channels 0 to 3.

DMAMUX Event Generation mode



When the DMAMUX channel is in Event Generation mode, it generates an event (a pulse) when its DMA request counter is automatically reloaded.


The request counter is decremented with the execution of a DMA request.

The DMAMUX channel event output can be used as a synchronization event or trigger for another channel.

DMAMUX operating mode

DMA request generator operating mode

- When a request generator channel is enabled, it allows to produce DMA requests following trigger events
- The outputs of DMA generator channels go to inputs of the DMA request line multiplexer
- Each generator channel has its individual configuration register:
 - SIG_ID field corresponds to the request trigger input for generator
 - GNBREQ field corresponds to the number of DMA requests **minus 1** to generate after a trigger event
 - GPOL field corresponds to the active edge of the trigger input
 - Trigger events can be rising edge, falling edge or either edge on the trigger input



On its output, the DMA request generator produces DMA requests following trigger events on DMA request trigger inputs.

The DMA request generator has multiple 4 channels. DMA request trigger inputs are connected in parallel to the 4 channels.

The outputs of DMA generator channels go to inputs of the DMA request line multiplexer.

Each DMA request generator channel (named “generator channel” further in this section) has an enable bit.


The DMA request trigger input for generator channel x is selected through the SIG_ID field of the corresponding generator channel’s control register.

Trigger events on a DMA request trigger input can be rising edge, falling edge or either edge.

The active edge is selected through the GPOL field of the

corresponding generator channel's control register.

DMA request generator mode



13

This slide shows how the DMA request generator can be used to generate a series of DMA requests from a single DMA trigger input edge detection.

Upon the trigger event, the corresponding generator channel starts generating DMA requests on its output. Each served DMA request (i.e. when the request signal is de-asserted) decrements a built-in DMA request counter, internally to the DMAMUX request generator.

At its underrun, the DMA request counter is automatically loaded with the value in GNBREQ field of the corresponding DMAMUX_RGxCR register and the request generator channel stops generating DMA requests. Thus, the number of DMA requests generated after the trigger event is the value in the GNBREQ field plus one.

DMA request generator channel

- Upon the trigger event, the corresponding generator channel starts generating DMA requests on its output
- Each served DMA request, after trigger event, decrements the DMA request counter
 - At its underrun:
 - DMA request generator counter is automatically loaded with the value in the GNBREQ field of the generator control register
 - And the generator channel stops generating DMA requests



Upon the trigger event, the corresponding generator channel starts generating DMA requests on its output. Each served DMA request (transition 1-to-0) decrements a built-in DMA request counter.

At its underrun, the DMA request counter is automatically loaded with the value in the GNBREQ field of the corresponding generator channel's control register and the generator channel stops generating DMA requests.

Thus, the number of DMA requests generated after the trigger event is the value in the GNBREQ field plus one.

DMA request generator consideration

- A trigger event (edge) is detected if the state following the edge remains stable for longer than 2 HCLK clock periods
- After writing to the DMAMUX request generator control register (DMAMUX_RGxCR), trigger events are masked during 3 HCLK cycles



A trigger event (edge) is detected if the state following the edge remains stable for longer than two AHB clock periods.

This delay ensures that glitches on the trigger input are not taken into account.

After writing to the DMAMUX_RGxCR control register, trigger events are masked during 3 HCLK cycles.

This delay masks possible trigger events that could occur while the control register is updated, causing metastability.

Overflow and interrupt

- An interrupt can be generated for the following reasons:
 - Synchronization event overflow in each DMA request line multiplexer channel
 - It happens when a new synchronization event occurs while the DMA request counter's value is lower than the NBREQ field value
 - It sets the synchronization overflow flag SOFx in the status register
 - It generates an interrupt if the synchronization overflow interrupt enable bit SOIE is set
 - Trigger event overflow in each DMA request generator channel
 - It happens when a new DMA request trigger event occurs while the DMA request counter's value is lower than the GNBREQ field value
 - It sets the trigger event overflow flag OFx in the status register
 - It generates an interrupt if the DMA request trigger event's overflow interrupt enable bit OIE is set



If a new synchronization event occurs while the DMA request counter's value is lower than the NBREQ field value, the synchronization event overflow flag SOFx is set in the status register DMAMUX_CSR.

This flag is reset by setting the associated clear bit CSOFx, in the DMAMUX_CFR register.

Setting the synchronization overflow flag generates an interrupt if the synchronization overflow interrupt enable bit SOIE is set in the configuration register of the corresponding multiplexer channel.

If a new DMA request trigger event occurs while the DMA request counter's value is lower than the GNBREQ field value, the trigger event overflow flag OFx is set in the status register DMAMUX_RGSR.

The overflow flag OFx is reset by setting the associated clear bit COFx, in the DMAMUX_RGCFR register.

Setting the DMA request trigger overrun flag generates an interrupt if the DMA request trigger event's overrun interrupt enable bit OIE is set in the control register of the corresponding generator channel.

DMAMUX multiplexer inputs

RQ ID	Resource	RQ ID	Resource	RQ ID	Resource	RQ ID	Resource
1	dmamux_req_gen0	20	LPTIM1_IC4	39	SPI2_TX	58	TIM3_TRIG
2	dmamux_req_gen1	21	LPTIM1_UE	40	SPI3_RX	59	TIM3_UP
3	dmamux_req_gen2	22	LPTIM2_IC1	41	SPI3_TX	60	TIM6_UP
4	dmamux_req_gen3	23	LPTIM2_IC2	42	TIM1_CH1	61	TIM7_UP
5	ADC	24	LPTIM2_UE	43	TIM1_CH2	62	TIM15_CH1
6	AES_IN	25	LPTIM3_IC1	44	TIM1_CH3	63	TIM15_CH2
7	AES_OUT	26	LPTIM3_IC2	45	TIM1_CH4	64	TIM15_TRIG_COM
8	DAC_Channel1	27	LPTIM3_IC3	46	TIM1_TRIG_COM	65	TIM15_UP
9	I2C1_RX	28	LPTIM3_IC4	47	TIM1_UP	66	TIM16_CH1
10	I2C1_TX	29	LPTIM3_UE	48	TIM2_CH1	67	TIM16_COM
11	I2C2_RX	30	LPUART1_RX	49	TIM2_CH2	68	TIM16_UP
12	I2C2_TX	31	LPUART1_TX	50	TIM2_CH3	69	USART1_RX
13	I2C3_RX	32	LPUART2_RX	51	TIM2_CH4	70	USART1_TX
14	I2C3_TX	33	LPUART2_TX	52	TIM2_TRIG	71	USART2_RX
15	I2C4_RX	34	LPUART3_RX	53	TIM2_UP	72	USART2_TX
16	I2C4_TX	35	LPUART3_TX	54	TIM3_CH1	73	USART3_RX
17	LPTIM1_IC1	36	SPI1_RX	55	TIM3_CH2	74	USART3_TX
18	LPTIM1_IC2	37	SPI1_TX	56	TIM3_CH3	75	USART4_RX
19	LPTIM1_IC3	38	SPI2_RX	57	TIM3_CH4	76	USART4_TX



This table shows the list of the request inputs of the DMAMUX unit.

Note that the actual number of request inputs is 72 + 4, since the requests numbered from 1 to 4 are the outputs of the 4 request generator channels.

In case a given peripheral is not available on the product, the request is reserved.

Trigger and synchronization inputs

RQ ID	Resource	RQ ID	Resource
0	EXTI LINE0	12	EXTI LINE12
1	EXTI LINE1	13	EXTI LINE13
2	EXTI LINE2	14	EXTI LINE14
3	EXTI LINE3	15	EXTI LINE15
4	EXTI LINE4	16	dmamux_evt0
5	EXTI LINE5	17	dmamux_evt1
6	EXTI LINE6	18	dmamux_evt2
7	EXTI LINE7	19	dmamux_evt3
8	EXTI LINE8	20	LPTIM1_OUT
9	EXTI LINE9	21	LPTIM2_OUT
10	EXTI LINE10	22	LPTIM3_OUT
11	EXTI LINE11		

The trigger inputs and synchronization inputs are the same and have the same ID in the DMAMUX.

Interrupt event	Description
SOFx	Set when a synchronization event overrun is detected on channel x of the DMA request line multiplexer
OFx	Set when a Trigger event overrun is detected on channel x of the DMA request generator

An interrupt can be generated for:

- A synchronization event overrun in each DMA request line multiplexer channel,
- A trigger event overrun in each DMA request generator channel.

In both cases, per-channel individual interrupt enable bits are available.

Related peripherals

- Refer to these trainings linked to this peripheral for more information:
 - STM32U0 DMA controller (DMA)
- Refer also to the following application note
 - AN5224 - STM32 DMAMUX: the DMA request router



Please refer to the training linked to this peripheral for more information:

- STM32U0 DMA controller (DMA),
- You may also refer to the application note AN5224.

Thank you

© STMicroelectronics - All rights reserved.

ST logo is a trademark or a registered trademark of STMicroelectronics International NV or its affiliates in the EU and/or other countries.

For additional information about ST trademarks, please refer to www.st.com/trademarks.

All other product or service names are the property of their respective owners.



life.augmented 21

Thanks for attending this presentation.