

Hello, and welcome to this introduction to the STM32MP1 series.


This short presentation describes the various lines available in the STM32MP1 series of high-performance MPUs with an Arm Cortex-A7 core.

ACCELERATION • Dual core* Arm® Cortex®-A7 processor	Product	f _{CPU}	Cortex [®] -A7	f _{MCU}	Cortex®-M4	f _{GPU}	Cortex®-A7 L1 cache (I/D)	RAM	HW	3D	EDCAN	MIPI®-DSI	T,
Land L2 caches 3D Graphic Processing Unit* Floating Point Unit + Arm® NEON™ Arm® Cortex®-M4 209MHz coprocessor MDMA + DMA LPDDR2/LPDDR3 16/32**-bits 533MHz DDR3/DDR3L 16/32**-bits 533MHz CONNECTIVITY 2x USB2.0 HS Host USB2.0 OTG FS/HS 3 x SDMMC/SDIO USART, UART, SPI, FC 2x (TTFDCAN2.0* Gigabit Ethernet IEEE 1588*** FMC (NAND Flash) Camera I/F Dual mode Quad-SPI Dual mode Quad-SPI D SI 2Gbit/s*	line	(MHz)	cores	(MHz)	cores	(MHz)	L2 cache	(Kbytes)	Crypto	GPU	IDOAN	WIII 1 -DOI	',
	STM32MP151A	650	1	-	1	-	32K+32K + 256K	640K + 64K retention + 4K backup	-				-40°C
	STM32MP151C								•	-	-	-	to 125°C
	STM32MP151D	800	1	-	1	-	32K+32K + 256K	640K + 64K retention + 4K backup	-				-20°C to 105°C
	STM32MP151F								•	-	-		
	STM32MP153A	650	2	209	1	-	2x (32K+32K) + 256K	640K + 64K retention + 4K backup	-				-40°C
	STM32MP153C								•	-	2	-	to 125°C
	STM32MP153D	800	2	209	1	-	2x (32K+32K) + 256K	640K + 64K retention + 4K backup	-				-20°C to 105°C
	STM32MP153F								•	-	2	-	
AUDIO - IPS + audio PLL - 4 x SAI + 8 x DFSDM + SPDIF-RX - 2 x 12-bit DAC	STM32MP157A	650	2	209	1	533	2x (32K+32K) + 256K	640K + 64K retention + 4K backup	-			•	-40°C to 125°C
	STM32MP157C								•	•	2		
OTHER • 16- and 32-bit timers • 2 x 16-bit ADC (7.2 MSPS)	STM32MP157D	800	2	209	1	533	2x (32K+32K) + 256K	640K + 64K retention + 4K backup	-	•		•	-20°C to 105°C
	STM32MP157F								•		2		


Taking advantage of L1 and L2 caches, STM32MP15x microprocessors deliver the maximum theoretical performance of the Cortex-A7 core no matter whether the code is executed from the embedded RAM or an external memory: up to 2568 CoreMark at 800 MHz f_{CPU} for each core.

- The STM32MP151 line offers the performance of a single Cortex-A7 core (with floating point unit and NEON SIMD Engine) running up to 800 MHz, plus a Cortex-M4 with FPU which offer up to 703 Coremark at 209 MHz f_{MCU} for real time peripheral processing. The STM32MP151C integrates a crypto processor providing hardware acceleration for AES-128, -192 and -256, with support for GCM and CCM, Triple DES functions.
- The STM32MP153 line expands the family to double Cortex-A7 core, doubling the available Coremark to 5136 at 800 MHz f_{CPU}, plus additional interfaces such as two FDCAN, one having TT option. The STM32MP153C

- integrates a crypto processor.
- The STM32MP157 line offers in addition a 3D GPU for complex image composition (up to 26M triangles/sec or 133M pixels/sec at 533MHz f_{GPU}) and a MIPI-DSI interface (up to 1366x768 at 60fps). The STM32MP157C integrates a crypto processor.



This block diagram summarizes the key features and the available packages for STM32MP157F devices. The STM32MP157F line integrates the dual Cortex-A7 core (with floating point unit and NEON SIMD Engine) running up to 800MHz, with 708 Kbytes of SRAM in total and up to 35 communication interfaces in addition to a 3D Graphic Processing Unit and an LCD-TFT controller with a parallel or DSI interface for advanced graphics processing. Boxed red blocks are not available on all product lines.



The four packages are optimized for a wide range of usage. Full feature packages provide maximum available GPIO count, and exist in pitch 0.8mm for robust and low-cost PCB as well as pitch 0.5mm for smaller PCB footprint.

Low cost packages are optimized for low cost Plated-Through Hole (PTH) PCB routing and are available in two different ball pitch for low-cost PCB or small PCB footprint.


			`	STM		1	۰۸ ۲	יט וכ	uu	ıCt	11111
ACCELERATION	Product line	f _{CPU} (MHz) **	Cortex®-A7	Cortex®-A7 L1 cache (I/D) L2 cache	RAM (Kbytes)	HW Crypto	Display/ Camera	FDCAN	Eth	ADC	T _J
- Arm® Cortex®-A7 processor - L1 and L2 caches - Floating Point Unit + Arm® NEON™ - MDMA + DMA - LPDDR2/LPDDR3 16-bits 533MHz - DDR3/DDR3L 16-bits 533MHz - DDR3/DDR3L 16-bits 533MHz - DDR3/DDR3L 16-bits 533MHz - CONNECTIVITY - 2 x USB2.0 TG HS - 2 x SDMMC/SDIO - USB2.0 OTG HS - 2 x SDMMC/SDIO - USB2.0 TG HS - 2 x SDMMC/SDIO - USB2.0 TG HS - 2 x (TT)FDCAN2.0* - Dual Gigabit Ethernet IEEE 1588* - TMC (NAND Flash) - Camera I/F* - Dual mode Quad-SPI - Dual mode Quad-SPI - PS + audio PLL - 2 x SAI + 4 x DFSDM + SPDIF-RX - TG- and 32-bit timers - 2 x 12-bit ADC (7.2 MSPS) *	STM32MP131A	650/ 1000	1	32K+32K + 128K	160K + 8K backup	-			x1	x1	-40°C to 125°C
	STM32MP131C					•	-	-			
	STM32MP131D					-			x1	x1	-20°C
	STM32MP131F					•	-	-			to 105°C
	STM32MP133A					-	-	2	x2	x2	-40°C to 125°C
	STM32MP133C					•					
	STM32MP133D					-	-	2	x2	x2	-20°C to 105°C
	STM32MP133F					•					
	STM32MP135A					-	•	2	x2	x2	-40°C to 125°C
	STM32MP135C					•					
	STM32MP135D					-	•	2	x2	x2	-40°C
	STM32MP135F					•					to 125°C

Taking advantage of L1 and L2 caches, STM32MP13x microprocessors deliver the maximum theoretical performance of the Cortex-A7 core no matter whether the code is executed from the embedded RAM or an external memory: up to 2952 CoreMark at 1 GigaHertz fCPU.

STM32Mp13x offers 3 lines: STM32MP131, STM32MP133, STM32MP135

All lines have a single Cortex-A7 core up to 650MHz in normal in mode and up to 1Ghz in overdrive mode, 2x32KB L1 cache and 128KB L2 cache, 160KB SRAM and 8KB backup SRAM. Each line offers a crypto version including secure boot with authentication, cryptography (Secure AES and CRYP), DRAM on the fly encoding/decoding, Public key accelerator. and a non crypto version.


The table shows the feature differences for each line.



This block diagram summarizes the key features and the available packages for STM32MP135F devices.

The STM32MP135F line integrates a Cortex-A7 core (with floating point unit and NEON SIMD Engine) running up to <u>1</u> GigaHertz, with 160 Kbytes of SRAM in total and up to 30 communication interfaces in addition to advanced security features.

Boxed red blocks are not available on all product lines.



The three packages are optimized for a wide range of usage. They all offer the same number of GPIO count with different cost, size and pitch trade-off.

Full feature packages provide maximum available GPIO count, and exist in pitch 0.8mm for robust and low-cost PCB as well as pitch 0.5mm for smaller PCB footprint.

Low cost packages are optimized for low cost Plated-Through Hole (PTH) PCB routing and are available in two different ball pitch for low-cost PCB or small PCB footprint.

Thank you

© STMicroelectronics - All rights reserved.
ST logo is a trademark or a registered trademark of STMicroelectronics International NV or its affiliates in the EU and/or other countries.
For additional information about ST trademarks, please refer to www.st.com/trademarks.
All other product or service names are the property of their respective owners.

