



## STM32U0 – RCC Reset and clock controller

Hello, and welcome to this presentation of the STM32U0 reset and clock controller.

- The STM32U0 reset and clock controller manages system and peripheral clocks
  - 4 internal oscillators
  - 2 external oscillators (crystal or resonator)
  - 1 PLL
  - Many peripherals have independent clocks
- The RCC manages the various system and peripheral resets

### Application benefits

- High flexibility in choice of clock sources to meet consumption and accuracy requirements
- Many independent peripheral clocks allow for adjusting power consumption without impacting communication baud rates, and to keep some peripherals active in low-power modes
- Safe and flexible reset management



The STM32U0 reset and clock controller manages system and peripheral clocks.

The MCU embeds four internal oscillators, 2 oscillators for an external crystal or resonator, and one phase-locked loop (PLL).

Many peripherals have their own clock, independent of the system clock.

The STM32U0 RCC provides high flexibility in the choice of clock sources, which allows the system designer to meet both power consumption objectives and accuracy requirements.

The numerous independent peripheral clocks allow a designer to adjust the system power consumption without impacting the communication baud rates, and also keep some peripherals active in low-power modes.

The RCC also manages the various resets present in the device.

It provides safe and flexible reset management.

## Main Differences with STM32L0 and STM32G0

- The Reset and Clock Controller comparison for STM32 products based on M0+ core

	STM32L0	STM32U0	STM32G0
NRST	Bidirectional NRST	GPIO, Input only or bidirectional NRST	
Reset Holder	No	Yes	Yes
PLL	One output	Three outputs	Three outputs
CSS on LSE + LSCO	No	Yes	Yes
HSI divider to SYSCLK	No	Yes	Yes
MCO outputs	One	Two	Two



The RCC unit implemented in the STM32U0 offers new features with respect to STM32L0 microcontrollers.

The NRST pin has 3 possible usages, implemented already in STM32G0 microcontroller:

1. Reset input used by an external logic to signal a reset condition to the STM32U0
2. Reset input & output (legacy mode), any valid reset signal on the pin is propagated to device internal logic and all internal reset sources are externally driven through a pulse generator to this pin
3. GPIO, in this mode, the pin can be used as standard GPIO, reset is only possible from the device's internal reset sources.

The reset holder option can be used, if enabled in the option bytes, to ensure that the pin is pulled low until its voltage meets the VIL threshold.

The PLL has 3 post-dividers providing 3 independent outputs: PLLPCLK, PLLQCLK and PLLRCLK.

The Clock Security System (CSS) also monitors the LSE and detects failures. If the low-speed external 32.768 kHz oscillator (LSE) is used as system clock, and a failure of LSE clock is detected, the system clock switches automatically to the low-speed internal 32 kHz RC oscillator (LSI).

HSISYS is the high-speed internal 16 MHz RC oscillator (HSI16) divided by a programmable ratio in range 1-128. There is additional unit for MCO to allow monitoring of two internal clock signals.

### Safe and flexible reset management without external components

- Manages three types of reset:
  - System reset
  - Power reset
  - Backup domain reset
- Reset source flags are available in RCC\_CSR register
- Peripherals have individual reset control bits
- Reset pin could be configured as GPIO



Safe and flexible reset management without any need for external components reduces application costs.

The RCC manages three types of resets: the system reset, the power reset and the backup domain reset.

They will be detailed in the next slides.

The peripherals have individual reset control bits.

## System reset sources

- System reset
  - Resets all registers except certain RCC registers, and the RTC domain
  - Reset sources
    - Low level on the NRST pin (external reset)
    - WWDG event
    - IWDG event
    - A software reset request
    - Low-power-mode security reset
    - Option byte loader reset (reload option bytes)



The first type of reset is the System reset, which resets all the registers except certain registers for the Reset and Clock Controller. It also does not reset the RTC domain.

The System reset sources are:

- The external reset (generated by a low level on the NRST pin),
- A window watchdog event,
- An independent watchdog event,
- A software reset request,
- A low-power-mode security reset (which is generated when Stop, Standby or Shutdown mode is entered but is prohibited by the option byte configuration),
- Option byte loader reset, which initiates option bytes reload after reset

The reset source flag can be found in the RCC Control and Status register.

## Power reset sources

- Power reset
  - Perform system reset, option byte loading and some other resets stated below
  - Sources
    - Brown-out reset (BOR) or Power-on reset (POR): resets all registers except those in the RTC domain
    - Exit from Standby: resets all registers in VCORE domain
      - Registers outside the VCORE domain (RTC, WKUP, IWDG, and Standby/Shutdown mode control) are not impacted
    - Exit from Shutdown generates a BOR reset
- RTC domain reset
  - Resets RTC registers, Backup registers, and the RCC\_BDCR register
  - Sources
    - BDRST bit in RCC\_BDCR register
    - VDD or VBAT power on, if both supplies have previously been powered off



The second type of reset is the Power reset, which performs additional actions to the system reset.

The Brown-out reset (BOR) resets all registers except those in the RTC domain powered by VBAT which contains the RTC, the backup registers and the external low-speed oscillator.

When exiting Standby mode, all registers powered by the regulator are reset.

When exiting Shutdown mode, a Brown-out reset is generated.

The third type of reset is the RTC domain reset, which resets the RTC registers, the Backup registers, and the RTC Domain Control Register. This reset occurs when the BDRST bit is set in the RTC Domain control register.

It also occurs when VDD and VBAT are powered on if both

supplies have previously been powered off.  
A RTC domain reset only affects the LSE oscillator, the RTC, the backup registers and the RCC RTC domain control register.



## Reset pin design

- NRST Pin new design: PF2-NRST
  - The configuration of the reset circuitry is done through the option bytes NRST\_MODE[1:0] and IRHEN, allowing use of this pin as GPIO

Mode	Configuration		Behavior
	NRST_MODE	IRHEN	
Input/Output (Legacy)	11	0	20 $\mu$ s output pulse generated on NRST pin in case of Internal Reset
		1	Output pulse maintained until NRST voltage reaches $V_{IL}$ threshold ( $\sim 0.3 V_{DD}$ )
Input only	01	x	Internal resets are not propagated outside of the part (Pull-up always ON)
GPIO	10	x	PF2 GPIO only, no reset pin, application design must allow to rise above $V_{IH}$ threshold after power on.




7

Two fields in the option bytes are used to configure the NRST pin:

- NRST\_MODE selects the operation mode of the NRST pin: input / output reset, input only reset or GPIO.
- IRHEN stands for Internal Reset Holder Enable. When this mode is enabled, the NRST pin is driven low until its voltage level goes under the voltage input low threshold.
- When using this pin as pure GPIO, application design must allow voltage level to rise above  $V_{IH}$  to load option bytes with configuration correctly after power on.

## Reset sources

No external components are needed due to internal filter and power monitoring  
System reset sources can reset external components



Here is the simplified block diagram of the system reset. All internal reset sources provide a reset signal on the NRST pin, which can be used to reset other components of the application board.

In addition, no external reset circuitry is needed due to the internal glitch filter and the safe power monitoring feature which guarantees the reset of the application when VDD is below the selected threshold.



The internal pull-up on the NRST pin, which maintains a high level when no reset signal drives it low, is deactivated when an internal reset is driven in order to reduce power consumption under reset.

Additionally, except the debug pins and some test pins, all I/O pins are placed in analog mode during and after reset to eliminate power consumption through the Schmitt trigger when the I/Os are floating under reset and before software initialization.

# Reset sources

No external components are needed

- If there is strong capacitance used for external devices on the line, the Reset Holder can be used



Internal Reset \_\_\_\_\_ Active \_\_\_\_\_



The purpose of the reset holder is to maintain NRST driven LOW until the voltage level of this signal goes below  $V_{IL}$ . This is useful when the NRST line has an important capacitive load.

## Clock key features

### Choice of clock sources for low-power, accuracy, and performance

- Four internal clock sources
  - High-speed internal 16 MHz RC oscillator (HSI16)
  - High-speed internal 48 MHz RC oscillator (HSI48) clock for USB and RNG
  - Multispeed internal 100 KHz – 48 MHz oscillator with 12 frequency ranges (MSI)
  - Low-speed internal 32 kHz RC oscillator (LSI)
- Two external oscillators
  - High-speed external 4 to 48 MHz oscillator (HSE) with clock security system
  - Low-speed external 32.768 kHz oscillator (LSE) with clock security system
- One PLL with three independent outputs



10

The RCC offers a large choice of clock sources, which can be selected depending on low-power, accuracy, and performance requirements.

STM32U0 devices embed four internal clock sources:

- HSI16 RC - a high-speed fully-integrated RC oscillator producing HSI16 clock (about 16 MHz)
- HSI48 RC - a high-speed fully-integrated RC oscillator producing HSI48 clock for USB and RNG (about 48 MHz)
- MSI - (Multispeed Internal) RC oscillator clock
- LSI RC - a low-speed fully-integrated RC oscillator producing LSI clock (about 32 kHz)

STM32U0 devices embed two external clock sources for use with an external crystal or resonator

- HSE OSC - a high-speed oscillator with external crystal/ceramic resonator or external clock source,


- producing HSE clock (4 to 48 MHz)
- LSE OSC - a low-speed oscillator with external crystal/ceramic resonator or external clock source, producing LSE clock (accurate 32.768 kHz or external clock up to 1 MHz)

The Clock security system can be activated by software. In this case, the clock detector is enabled after the external oscillator startup delay and disabled when this oscillator is stopped. The STM32U0 implements two clock security systems:

- The CSS related to HSE
- The LSECSS related to LSE.

STM32U0 devices embed a phase-locked loop with three independent outputs for clocking different peripherals at different frequencies.

## Simplified clock tree



The system clock can be derived from:

- The high-speed internal 16 MHz RC oscillator (HSI16)
- The Multispeed Internal RC oscillator (MSI)
- The high-speed external 4 to 48 MHz oscillator (HSE)
- The low-speed internal oscillator (LSI)
- The low-speed external oscillator (LSE).

The AHB clock, called HCLK, is derived by dividing the system clock by a programmable prescaler, this is the clock of the AHB bus, and also the clock of the Cortex-M0+.

The APB clock, called PCLK is generated by dividing the AHB clock by a programmable prescaler, this the clock of the APB bus.

The RTC clock is generated by the low-speed external

32.768 kHz oscillator (LSE), the low-speed internal 32 kHz RC oscillator (LSI), or the HSE divided by 32.

The LSE can remain enabled in all low-power modes and in VBAT mode, because the LSE belongs to the RTC power domain.

The LSI can remain enabled in all modes except Shutdown and VBAT modes.

# High-Speed Internal (HSI16) clock

## 1% accuracy and fast wakeup time

- 16 MHz, factory- and user- trimmed (HSI16)
- HSISYS clock is:
  - The wakeup clock from Stop 0 and Stop 1 modes
  - The backup clock for Clock Security System (CSS)
- I2C, USART and LPUART can enable the HSI16 during Stop mode
  - In this case, HSI16 is woken up by the peripheral
    - Only feeds the peripheral which requested it
    - Automatically put off when the peripheral does not need it anymore
  - HSI16 remains off during Stop mode except for the peripheral wakeup sequence detection

	HSI16 (16 MHz)
Accuracy (typ.)	Over [0-85 °C]: $\pm 1\%$
Consumption (typ.)	180 $\mu\text{A}$
Startup time (typ.)	1 $\mu\text{s}$



12

The high-speed internal oscillator (HSI16) is a 16 MHz RC oscillator which provides 1% accuracy and fast wakeup times. The HSI16 is trimmed during production testing and can also be user-trimmed.

Stop modes (Stop 0 and Stop 1) stop all the clocks in the VCORE domain and disable the PLL as well as the HSI16 and HSE oscillators.

The HSISYS clock (which is the HSI16 clock divided by HSIDIV) is used as the clock at wakeup from Stop 0 or Stop 1 modes.

HSI16 is used as a backup clock source (auxiliary clock) if the HSE crystal oscillator fails, which is detected by the Clock Security System.

The USART1, USART2, all LPUART's, I2C1 and I2C2 peripherals can enable the HSI16 oscillator even when the MCU is in Stop mode (if HSI16 is selected as clock source for that peripheral).



# Multi-Speed Internal (MSI) clock

## Adjustable frequency range

- The MSI clock signal frequency range can be adjusted by software
  - 100 kHz, 200 kHz, 400 kHz, 800 kHz, 1 MHz, 2 MHz, 4 MHz (default value), 8 MHz, 16 MHz, 24 MHz, 32 MHz and 48 MHz
- The MSI clock is used as system clock after restart from reset, wake-up from standby and shutdown low-power modes
  - After restart from reset, the MSI frequency is set to its default value 4 MHz
- The MSI clock can be selected as system clock after a wake-up from Stop mode (Stop 0, Stop 1 or Stop 2)

	MSI
Accuracy (typ.)	± 0.25 % with LSE trim
Consumption (typ.)	1 µA to 190 µA
Startup time (typ.)	10 µs to 2.5 µs



life.augmented

13

The MSI clock is one of the oscillators that can be selected as the input clock of the PLL.

The MSI clock is used as system clock after restart from Reset, wakeup from Standby and Shutdown low-power modes.

It can also be used as a backup clock source (auxiliary clock) if the HSE crystal oscillator fails.

The MSI generates a clock that is independent of the system clock and therefore convenient for peripherals that require a fixed clock while the system clock may vary over time due to dynamic frequency scaling.

In addition, when used in PLL-mode with the LSE, the MSI provides a very accurate clock source that can be used by the USB full speed peripheral, and feeds the PLL.

# High-Speed Internal (HSI48) clock

## 48 MHz oscillator used for USB and RNG

- The internal 48MHz RC oscillator provides a high-precision clock to the USB peripheral thanks to the Clock Recovery System (CRS)
  - CRS uses the USB SOF signal, LSE clock or an external signal as timing reference to precisely adjust the HSI48 RC oscillator frequency
- HSI48 RC oscillator is disabled as soon as the system enters in Stop or deeper low power mode
- When the CRS is not used, the HSI48 RC oscillator runs on its free-run frequency which is subject to manufacturing process variations



14

The HSI48 oscillator aims to generate the USB and RNG clock's reference.

By default, the HSI48 RC oscillator runs on its free-run frequency which is subject to manufacturing process variations. The devices are factory-calibrated for ~3 % accuracy at  $T_A = 25^{\circ}\text{C}$ .

The Clock Recovery System (CRS) enables the HSI48 to remain in phase with the host USB clock reference, by using the Start of Frame token, which is periodically transmitted by the host.

HSI48 RC oscillator is disabled as soon as the system enters in Stop or Standby mode.

# High-Speed External (HSE) clock

## Safe crystal system clock

- HSE 4 to 48MHz
  - External source (Bypass mode) up to 48 MHz
  - External crystal/ceramic resonator (4 to 48 MHz)
- Clock Security System (CSS)
  - Automatic detection of HSE failure with switching to HSISYS
    - Non-maskable interrupt generation
    - Break input to TIM1/TIM15/TIM16/TIM17 => critical applications such as motor control can transition to a safe state



15

The high-speed external oscillator provides a safe crystal system clock.


The HSE supports a 4 to 48 MHz external crystal or ceramic resonator, and also an external source in Bypass mode.

A clock security system allows an automatic detection of HSE failure. In this case a Non-Maskable Interrupt is generated, and a break input can be sent to timers in order to put critical applications such as motor control in a safe state. When an HSE failure is detected, the HSE oscillator is automatically disabled.

If HSE is selected directly or indirectly (PLLRCLK selected for SYSCLK and HSE selected as PLL input) as system clock, and a failure of HSE clock is detected, the system clock switches automatically to HSISYS, so the application software does not stop in case of crystal oscillator failure.

## High-Speed External (HSE) clock

- New Alternate Function is available on the HSE system to be used with oscillators
  - When the external clock is used in Bypass mode, a new OSC\_EN function is available for the application to be used as an ENABLE signal for the external clock
  - It is used to switch off the external clock when entering low-power modes



16

In External source mode, also called HSE bypass mode, an external clock source must be provided. It can have a frequency of up to 48 MHz.

The external clock signal (square, sinus or triangle) with 40-60 % duty cycle depending on the frequency must drive the OSC\_IN pin.

The OSC\_OUT pin can be used as GPIO, or it can be configured as an OSC\_EN alternate function to provide a signal enabling the stop of the external clock synthesizer when the device enters low-power modes.

## Low-Speed Internal (LSI) clock

### Ultra-low-power internal 32 kHz oscillator Available in all modes except Shutdown and VBAT

- The LSI can be used for RTC, LPTIMs, and IWDG

	LSI 32 kHz
Accuracy (typ.)	+6.3 / -7.8 %
Consumption (typ.)	110 nA



STM32U0 devices embed an ultra-low-power 32 kHz RC oscillator, which is available in all modes except Shutdown and VBAT.


The LSI can be used to clock the RTC, the low-power timers, and the independent watchdog. The LSI consumption is typically 110 nA.

# Low-Speed External (LSE) clock

**32.768 kHz configurable for low-power or high-drive  
Available in all power modes and in VBAT mode**

- The LSE can be used with external crystal or resonator, or with external clock source in bypass mode. In bypass mode, OSC32\_EN signal is available.
- Clock Security System (CSS) on LSE:
  - Available in all modes except Shutdown and VBAT
  - Operates under reset
- The LSE can be used for RTC, USARTs, LPUART, and LPTIMs
- Oscillator driving control capability:

Mode	Maximum critical crystal gm ( $\mu\text{A/V}$ )	Consumption (nA)
Ultra-low power	0.5	250
Medium-low driving	0.75	315
Medium-high driving	1.7	500
High driving	2.7	630



The 32.768 kHz low-speed external oscillator can be used with external crystal or resonator, or with an external clock source in Bypass mode.

The oscillator driving capability is programmable.

Four modes are available, from an ultra-low power mode with a consumption of only 250 nanoamperes, to a high-driving mode.


A clock security system monitors for failure of the LSE oscillator.

If LSE is used as system clock, and a failure of LSE clock is detected, the system clock switches automatically to LSI.

The CSS is functional in all modes except Shutdown and VBAT. It is also functional under reset.

The LSE can be used to clock the RTC, the USART, the low-power UART peripherals, and the low-power timers.

## PLL clock



PLL output	Clock domain	Maximum frequency (MHz)	
		Range 1	Range 2
PLLPCLK	ADC	122	40
PLLQCLK	USB, RNG, TIM1, TIM15	54	19
PLLRCLK	SYSCLK	54	19



19

STM32U0 devices embed a phase-locked loop, each with 3 independent outputs. The input clock of the PLL can be selected between HSI16, MSI and HSE.

PLLQCLK can be used to clock the USB peripheral, RNG and timers TIM1 and TIM15.

PLLPCLK can be used to clock the ADC.

PLLRCLK can be selected as the system clock called SYSCLK, which is the root clock for AHB and APB clock domains.

Note that PLLPCLK maximum frequencies is larger than the maximum SYSCLK frequency.

Range 1 and Range 2 are two different power ranges that can be programmed in the main regulator in order to optimize the consumption depending on the system maximum operating frequency.

## System clock


- Selected between HSI16, MSI, HSE, PLL, LSI, and LSE
- System clock, AHB and APB maximum frequency: 56 MHz

Voltage range	SYSCLK	HSI16	MSI	HSI48	HSE	PLL
Range 1	56 MHz max	16 MHz	100 kHz to 48 MHz	48 MHz	48 MHz	VCO max = 344 MHz
Range 2	18 MHz max	16 MHz	100 kHz to 16 MHz	Not allowed	16 MHz	VCO max = 128 MHz
Low-power run/sleep	2 MHz max	Allowed with divider	100 kHz to 2 MHz	Not allowed	Not allowed	Not allowed

The system clock is selected between the HSI16, HSE, LSI, MSI, LSE and PLL output.  
The maximum system clock and bus frequency is 56 MHz.  
The maximum clock source frequency depends on the voltage scaling and power mode. The system clock is limited to 56 MHz in Range 1, 18 MHz in Range 2 and 2 MHz in Low-power run/Low-power sleep modes.



## Clock-out capability



21

The various clocks can be output on I/O pads.

The Microcontroller Clock Output feature allows you to output on a pin one of these ten clocks: RTC wakeup, RTCCLK, MSI, HSI48, HSI16, HSE, LSI, LSE, SYSCLK, and PLLCLK.

The multiplexers for MCO and MCO2, respectively, are controlled by the `MCOSEL[3:0]` and `MCO2SEL[3:0]` bitfields of the Clock configuration register (`RCC_CFGR`). Their outputs are further divided by a factor set through the `MCO2PRE[2:0]` and `MCOPRE[2:0]` bitfields of the Clock configuration register (`RCC_CFGR`).

The low-speed clock output (LSCO) feature allows the output of the LSI or LSE clock on an IO pad.

The low-speed clock output is available in Stop 0, Stop 1, and Standby modes. This is enabled by setting the `LSCOEN` bit in the `RCC_BDCR` register.

Note that LSI is not available in Shutdown mode.

### Dynamic consumption optimization in (LP)Run and (LP)Sleep modes

- Peripheral clock enable registers
  - Peripheral clocks disabled by default (except Flash memory)
  - Registers read and write access not supported when clock is disabled
  - Caution: SRAM do not have enable bit (always enabled in Run/Low-power Run modes)
- Peripheral clock enable registers in Sleep and Stop modes
  - Enables or disables the peripheral clocks in Sleep, Low-power Sleep, Stop modes
    - No effect if corresponding peripheral clock enable is cleared
    - Controls both bus and kernel clocks
    - Affects Sleep and Stop modes (for peripheral with independent clock active in Stop mode)
  - Caution: For each peripheral, the related clock is enabled by default in Sleep/Low-power Sleep modes



The dynamic power consumption can be optimized by using peripheral clock gating.

Each peripheral clock can be gated ON or OFF in Run and Low-power run modes.

By default, the peripheral's clock is disabled, except the Flash memory clock which is enabled by default.

When a peripheral's clock is disabled, the peripheral's registers cannot be read or written.

Other registers allow for configuring the peripheral's clock during the Stop, Sleep and Low-power sleep modes.

This also affects Stop 0 and Stop 1 modes for peripherals with an independent clock active in Stop modes.

These control bits have no effect if the corresponding peripheral clock enable is cleared.

By default, no active peripheral clock is gated in Stop, Sleep and Low-power Sleep modes.

When a peripheral is not needed, its clock enable bit should be cleared to reduce the power consumption. Note that the USART1, USART2, LPUART1, LPUART2, LPUSART3, I2C1, and I2C3 peripherals can also operate with the clock from the LSE oscillator when the system is in Stop mode, if LSE is selected as clock source for that peripheral and the LSE oscillator is enabled .

## Interrupts

Interrupt event	Description
LSE clock security system	Set when a failure is detected in the LSE oscillator
HSE clock security system	Set when a failure is detected in the HSE oscillator
PLL ready interrupt flag	Clock ready caused by PLL lock
HSE ready	HSE oscillator clock ready
LSE ready	LSE oscillator clock ready
HSI48 ready	HSI48 oscillator clock ready
HSI16 ready	HSI16 oscillator clock ready
MSI ready	MSI oscillator clock ready
LSI ready	LSI oscillator clock ready

This slide lists the RCC interrupts.  
The LSE and HSE clock security systems, the PLL ready, and all six oscillator ready signals can generate an interrupt.

## Related peripherals

- Refer to these presentations linked to this peripheral
  - STM32U0 Power control (PWR)
  - STM32U0 Interrupts (NVIC-EXTI)



In addition to this presentation, you may find the Power Control and Interrupt Controller presentations useful.

# Thank you

© STMicroelectronics - All rights reserved.

ST logo is a trademark or a registered trademark of STMicroelectronics International NV or its affiliates in the EU and/or other countries.

For additional information about ST trademarks, please refer to [www.st.com/trademarks](http://www.st.com/trademarks).

All other product or service names are the property of their respective owners.



25

Thanks for attending this presentation.