The SPC56 P Line of 32-bit Automotive MCUs, based on Power Architecture technology, offers a cost-competitive solution to cover a wide range of motor control, body, electric power steering and safety-oriented applications.
The distinctive functions of the SPC56 P Line include flexible PMW and timers with programmable cross triggering unit, for the development of real-time and sensorless field-oriented control solutions.
The SPC56 P Line provides flexibility with memory sizes up to 1 Mbyte and ADCs to ensure a perfect fit in terms of performance versus application needs, and allow a seamless upgrade if application requirements change over time.
When additional computational needs are required, it is easy to migrate to the dual-core SPC56 AP Line, preserving both hardware and software compatibility.
The portfolio includes devices designed for airbag applications.
The SPC56 P Line features:
- Single e200z0 core
- 192 Kbytes to 1 Mbyte of Flash memory
- 12 to 80 Kbytes of RAM memory
SPC56 P Line and SPC56 AP scalability matrix:
Featured Videos
First Automotive MCUs introducing Phase Change Memory (PCM)
-
SPC560P54L5
32-bit Power Architecture MCU for Automotive Chassis and Safety Applications
-
SPC560P60L3
32-bit Power Architecture MCU for Automotive Chassis and Safety Applications
-
SPC560P40L3
32-bit Power Architecture MCU for Automotive Chassis and Safety Applications
-
SPC560P50L5
32-bit Power Architecture MCU for Automotive Chassis and Safety Applications
-
SPC560P40L1
32-bit Power Architecture MCU for Automotive Chassis and Safety Applications
-
SPC560P54L3
32-bit Power Architecture MCU for Automotive Chassis and Safety Applications
-
SPC560P50L3
32-bit Power Architecture MCU for Automotive Chassis and Safety Applications
-
SPC560P44L3
32-bit Power Architecture MCU for Automotive Chassis and Safety Applications
-
SPC560P34L1
32-bit Power Architecture MCU for Automotive Chassis and Safety Applications
-
SPC560P60L5
32-bit Power Architecture MCU for Automotive Chassis and Safety Applications
