


HDMI ESD protection, filtering and signal conditioning products

Introduction

HDMI (high-definition multimedia interface) is a proprietary audio/video digital interface for transferring uncompressed video data and compressed or uncompressed audio data.

An HDMI link is composed of one HDMI source and one HDMI sink linked together through an HDMI cable. As shown in Figure 1, HDMI link is composed of four physically separate communication channels, which are TMDS/FRL, DDC, CEC (optional) and HEAC (optional).

Figure 1. HDMI block diagram



The TMDS channel is composed of four differential pairs, used to carry video, audio, and auxiliary data with a maximum throughput of 48Gbps for HDMI 2.1b using FRL coding, from the HDMI source to the HDMI sink.

The VESA DDC channel is composed of two lines and based on the I²C protocol. It is used for configuration and status exchange between a single source and a single sink. HDMI requires a maximum data rate of 100 kbps corresponding to I²C standard mode speed operation.

The optional CEC channel provides control functions between up to 10 HDMI devices. It is a one-wire bidirectional communication bus, based on the CENELEC AV-link protocol.

The HEAC channel, composed of HEC and/or ARC channel, use the utility pin and the HPD pin to provide bidirectional 100 Mbps Ethernet link (HDMI Ethernet channel) and an audio channel (audio return channel) from the sink to the source.

This application note presents the HDMI port's electrical characteristics for each channel and the constraints induced on ESD protection or filtering devices choice.

Finally, ST offers in ESD protection and filtering for HDMI port and signal conditioning for DDC/CEC lines is presented.

1 EMI/EMC for STB: ESD test system

All equipment that shall comply with CISPR20/EN55020 or CISPR24/EN55024 standards must be able to withstand up to ± 8 kV air discharge or ± 4 kV contact discharge according to IEC61000-4-2 standard. The surge current waveform is given on [Figure 2](#), the voltage level on [Table 1](#).

Figure 2. IEC61000-4-2 typical current waveform, contact discharge



Table 1. IEC61000-4-2 ESD level, contact discharge

Level	Indicated voltage	First peak current of discharge ± 15 %	Rise time t_r (± 25 %)	Current (± 30 %) at 30 ns	Current (± 30 %) at 60 ns
	kV	A	ns	A	A
1	2	7.5	0.8	4	2
2	4	15	0.8	8	4
3	6	22.5	0.8	12	6
4	8	30	0.8	16	8

The equipment shall continue to operate as intended after the test. No loss of function is allowed after the test when the apparatus is used as intended, but failures which are recovered automatically but which cause temporary delay in processing, are permissible. No change of actual operating state, for example change of channel or stored data and settings, is allowed as a result of the test application. During the test, degradation of performance is allowed.

For further information, you can look at application notes:

- [AN3353](#) "IEC61000-4-2 standard testing"
- [AN5241](#) "Fundamentals of ESD protection at system level"

2 TMDS lines requirements

2.1 Data rate

2.1.1 TMDS coding

HDMI link is composed of four high-speed TMDS lines: 3 dedicated to data, 1 dedicated to clock synchronization. The clock lane speed is 1/10th of data lanes speed for a data rate lower than 3.4Gbps, and 1/40th of data lanes speed for a data rate between 3.4Gbps and 6Gbps. The maximum data rate for TMDS coding is 5.94Gbps.

The data rate on HDMI TMDS lanes depends on video resolution, frame rate, and color depth. The pixel clock rate versus video resolution is given in EIA/CEA 861 standard (table 2 in EIA/CEA 861-D).

2.1.2 FRL coding

When operating in fixed rate link (FRL) mode, the TMDS clock signal pair carries a fourth data lane. In this mode, the clock information is embedded in 16b18b coded data. The data rates per lane allowed are 3Gbps and 6Gbps in 3-lanes configuration, and 6Gbps, 8Gbps, 10Gbps and 12Gbps in 4-lanes configuration.

2.2 Eye diagram

The signal quality transmission is evaluated through eye diagram measurement. HDMI standard defines the eye diagram mask function of TMDS or FRL data rate. Eye diagrams are measured at HDMI connector output (TP1) for data rate lower than 3.4Gbps, and at the end of reference cable (TP2_EQ) for data rate higher than 3.4Gbps.

Figure 3. HDMI source test point for Eye diagram





Figure 4. HDMI source Eye diagram mask at TP1, $R_{bit} \leq 3.4\text{Gbps}$



Signal Characteristics	Minimal	Nominal	Maximum	Units
Eye Height	400		1560	mV
Eye Width	0.700			UI

Figure 5. HDMI source Eye diagram mask at TP2_EQ, $3.4\text{Gbps} < R_{\text{bit}} \leq 6.0\text{Gbps}$





Figure 6. HDMI source Eye diagram mask at TP2_EQ for FRL coding



2.3 Differential impedance

To ensure a good signal propagation minimizing signal distortion, the entire transmission channel must be impedance matched.

The impedance is checked through TDR measurements for HDMI sink and cable. It is also checked on source side since HDMI 2.0 specification.

The TDR rise time must be set to 200 ps defined between 10 % and 90 %.

Table 2. HDMI source and Sink TMDS\FRL lane characteristic impedance

Coding	Data rate	Source		Sink	
		Through connector	Termination impedance	Through connector	Termination impedance
TMDS	$R_{bit} \leq 3.4\text{Gbps}$	N/A	N/A	$100\ \Omega \pm 15\ \%^{(1)}$	$100\ \Omega \pm 10\ \%$
	$3.4\text{Gbps} < R_{bit} \leq 6.0\text{Gbps}$	$100\ \Omega \pm 15\ \%^{(3)}$	75 Ω min., 150 Ω max.	$100\ \Omega \pm 15\ \%^{(1)}$	$100\ \Omega \pm 10\ \%$
FRL	3Gbps, 6Gbps, 8Gbps, 10Gbps, 12Gbps	$100\ \Omega \pm 10\ \%^{(2)(3)(4)}$	$100\ \Omega \pm 10\ \%^{(4)}$	$100\ \Omega \pm 10\ \%^{(1)}$	$100\ \Omega \pm 10\ \%$

1. Impedance from TP2 to sink termination.
2. A single excursion is permitted out to a max./min. $100\ \Omega \pm 25\ \Omega$ and of a duration less than 250 ps.
3. Impedance from TP1 to source termination.
4. Informative specification. Eye diagram at TP2_EQ is normative for the source output signal.

2.4 PCB layout design

To ensure a good signal propagation minimizing signal distortion, the TMDS channel must be impedance matched. The PCB layout must be carefully designed with a differential impedance without ESD protection device as close as possible to 100 Ω unless specific requirements.

The ESD protection/EMI filter must be placed as close as possible to the connector for ESD safety reasons.

The tracks between the ESD protection device and the line to be protected and between the protection device and the ground plane must also be as short as possible to minimize the inductor effect on clamping voltage value. Indeed, the tracks parasitic inductor adds an extra voltage to the clamping voltage of the ESD protection device.

Figure 7. Unoptimized ESD protection layout





Figure 8. Optimized ESD protection layout



For further information, you can look at the application notes [AN5686](#) "PCB layout tips to maximize ESD protection efficiency."

3 Control lines

3.1 DDC bus

3.1.1 HDMI standard requirements

The HDMI DDC bus is a point-to-point bidirectional communication link based on the I²C bus specification. DDC bus shall meet the I²C specification in standard mode, meaning a maximum data rate of 100 kbit/s. The I²C standard mode's timing specifications are shown in [Table 3](#).

Table 3. I²C timing requirements in standard mode (I²C specification, UM10204 rev. 7)

Symbol	Parameter	Min.	Max.	Unit
f _{SCL}	SCL clock frequency	0	100	kHz
t _r	Rise time		1000	ns
t _f	Fall time		300	ns

HDMI devices shall have DDC electrical characteristics complying with the values shown in [Table 4](#), [Table 5](#), and [Table 6](#). That means a maximum total DDC bus capacitance of 1.5 nF in automotive application (HDMI source + automotive cable + CE relay cable + automotive relay cable + HDMI sink), with SDA/SCL pull-up resistor between 1.5 kΩ and 2.0 kΩ on source side, and with SCL pull-up resistor of 47 kΩ ±10 % on sink side.

Although the HDMI standard specifies a maximum capacitance of 700 pF on DDC bus for cable, some on the market can have a higher capacitance value. Per example, the capacitance of SDA to ground or SCL to ground have been measured at 1.7 nF on one 15 m cable.

Table 4. Maximum capacitance of DDC lines (HDMI 1.4, table 4-35)

Item	HDMI source	Cable assembly	HDMI sink
SDA-DDC/CEC GROUND	50 pF	700 pF	50 pF
SDL-DDC/CEC GROUND	50 pF	700 pF	50 pF

Table 5. Maximum capacitance of DDC lines for automotive (HDMI 1.4, table 4-36)

Item	HDMI source	Cable assembly			HDMI sink
		Automotive cable	CE relay cable	Automotive relay cable	
SDA-DDC/CEC GROUND	50 pF	700 pF	210 pF	490 pF	50 pF
SDL-DDC/CEC GROUND	50 pF	700 pF	210 pF	490 pF	50 pF

Table 6. HDMI 1.4 pull-up resistors on DDC lines (HDMI 1.4, table 4-37)

Item	Min.	Typ.	Max.
SDA and SCL source pull-up resistors	1.5 kΩ		2.0 kΩ
SCL sinks pull-up resistor	42.3 kΩ	47 kΩ	51.7 kΩ

The failure to respect I²C timing and electrical requirements can generate interoperability issues at end customer side.

3.1.2 Benefits of switched pull-up on DDC bus

It is difficult to fulfill I²C timing specification according to HDMI requirements in worse DDC bus capacitance condition.

The Eq. (1), rise time function of pull-up resistor value and bus capacitance, gives the relation between rise time, pull-up resistor, and bus capacitance for a rise time defined between 0.3 V_{DD} and 0.7 V_{DD}.

$$t_r = 0.85 \times R_{PU} \times C_{DDC_BUS} \quad (1)$$

Assuming a pull-up resistor of 2.0 kΩ with a bus capacitance of 800 pF, the rise time is 1.36 μs, higher than the 1 μs maximum value specified in HDMI standard.

Assuming a 1.5 kΩ pull-up resistor with the same 800 pF bus capacitance, the rise time is 1.02 μs, higher than the maximum value allowed.

HDMI standard allows the use of switched pull-up circuit to manage high capacitance buses as describe in the I²C standard. A switched pull-up circuit helps to fulfill HDMI and I²C timing requirements on the DDC bus by temporarily decreasing the pull-up resistor value.

Figure 9. 30 %-70 % rise time measurement with and without dynamic pull-up resistor, C_{LOAD} = 450 pF





Figure 10. 30 %-70 % rise time measurement with and without dynamic pull-up resistor, C_{LOAD} = 1.5 nF



Switched pull-up circuit helps to fulfill I²C timing requirements and reduces the risk of interoperability issue.

3.2 +5 V power pin

The HDMI connector provides a pin allowing the source to supply +5 V to the cable and Sink. All HDMI sources shall be able to supply a minimum of 55 mA to the +5 V power pin, with an overcurrent protection of no more than 0.5 A. The voltage at the source output must be between 4.8 V and 5.3 V.

An HDMI sink shall draw no more than 50 mA when powered off from a +5 V power pin, and no more than 10 mA when powered on. The voltage at the sink input must be between 4.7 V and 5.3 V.

Figure 11. HDMI test points




Table 7. +5V power pin voltage

Item	Min.	Max.
Source output (TP1)	4.8 V	5.3 V
Sink input (TP2)	4.7 V	5.3 V

The +5 V power pin is used to provide power supply to the sink's E-EDID EEPROM even if the sink is powered off or in standby mode.

3.3 HPD line

An HDMI source device uses an HPD line to detect if a sink device is connected at the end of the HDMI cable. The HPD line is set to high level by the sink, sometimes through a 1k Ω resistor connected to +5 V power pin.

On the sink side, the HDP high level must be between 2.4 V and 5.3 V, on the source side between 2.0 V and 5.3 V.

HEAC (HDMI Ethernet and audio return channel) optional feature uses HPD line.

4 ST offer for ESD protection of TMDS or FRL lanes: HSP053-4M5

4.1 HSP053-4M5

The HSP053-4M5 is a 4-line diode array ESD protection, suitable to protect TMDS lanes of HDMI connector. Its ultra-low IO/GND parasitic capacitance helps to minimize the impact of ESD protection device on TDR response as shown in Figure 13. The very high frequency bandwidth ensures a non-noticeable impact on eye diagram up to 3.4 Gbps (Figure 15), and a small impact up to 12 Gbps (Figure 21).

Figure 12. HSP053-4M5 attenuation




Figure 13. HSP053-4M5 TDR measurements, t_r 10 %-90 % = 200 ps typical value




Figure 14. Eye diagram without HSP053-4M5, 3.4Gbps




Figure 15. Eye diagram with HSP053-4M5, 3.4Gbps




Figure 16. Eye diagram without HSP053-4M5, HDMI1.4 5.94Gbps




Figure 17. Eye diagram with HSP053-4M5, HDMI1.4 5.94Gbps










Figure 18. Eye diagram without HSP053-4M5, HDMI2.1 6Gbps

Figure 19. Eye diagram with HSP053-4M5, HDMI 2.1 6Gbps

Figure 20. Eye diagram without HSP053-4M5, HDMI2.1 12Gbps worst cable

Figure 21. Eye diagram with HSP053-4M5, HDMI 2.1 12Gbps worst cable


HDMI TMDS lanes require two HSP053-4M5 for ESD protection. The typical electrical schematic is given in Figure 22, an example of layout in Figure 23.

Figure 22. HSP053-4M5 electrical schematic

Figure 23. Layout example with 2xHSP053-4M5


5 Common-mode filtering with ESD protection for TMDS lanes

Intrapair skew on TMDS can induce a common-mode signal that can be an important source of radiated noise and can have an impact on other signals in the application by coupling.

Common-mode filters can be used to minimize this radiated noise.

You can refer to “EMI/EMC and co-existence simulation methodology for high performance digital, mixed signal and RF wireless products” technical article.

The STMicroelectronics ECMF family integrates common-mode filter and ESD protection in the same package.

You can refer to application note AN4511 “common-mode filters” and AN4356 “How to solve antenna desence issue with ECMF” for more information.

5.1 ECMF4-40A100N10 / ECMF2-40A100N6

ECMF4-40A100N10 and ECMF2-40A100N6 integrates ESD protection and common mode filter in the same plastic package. Its large differential bandwidth > 10 GHz and its high common mode attenuation on WLAN frequencies make it suitable for HDMI application.

Figure 24. ECMF4-40A100N10 differential mode attenuation




Figure 25. ECMF4-40A100N10 common mode attenuation




Figure 26. ECMF4-40A100N10 TDR measurements, t_r 10 %-90 % = 200 ps typical value




Figure 27. Eye diagram without ECMF4-40A100N10, 3.4Gbps




Figure 28. Eye diagram with ECMF4-40A100N10, 3.4Gbps




Figure 29. Eye diagram without ECMF4-40A100N10, HDMI1.4 5.94Gbps




Figure 30. Eye diagram with ECMF4-40A100N10, HDMI1.4 5.94Gbps




Figure 31. Eye diagram without ECMF4-40A100N10, HDMI2.1 6Gbps




Figure 32. Eye diagram with ECMF4-40A100N10, HDMI 2.1 6Gbps




Figure 33. Eye diagram without ECMF4-40A100N10, HDMI2.1 12Gbps worst cable




Figure 34. Eye diagram with ECMF4-40A100N10, HDMI 2.1 12Gbps worst cable








Figure 35. ECMF4-40A100N10 electrical schematic

Figure 36. Layout example with 2xECMF4-40A100N10

Figure 37. ECMF2-40A100N6 electrical schematic

Figure 38. Layout example with 4xECMF2-40A100N6


5.2

ECMF4-2450A60N10

ECMF4-2450A60N10 is a 4-lines – 2-lanes common mode filter with ESD protection for high-speed serial interfaces. It is designed to suppress EMI/RFI common mode noise and present a very large differential bandwidth to comply with HDMI up to 12Gbps and a high common mode attenuation on WLAN frequency.

Figure 39. ECMF4-2450A60N10 differential mode attenuation




Figure 40. ECMF4-2450A60N10 common mode attenuation




Figure 41. ECMF4-2450A60N10 TDR measurements, t_r 10 %-90 % = 200 ps typical value




Figure 42. Eye diagram without ECMF4-2450A60N10, 3.4Gbps




Figure 43. Eye diagram with ECMF4-2450A60N10, 3.4Gbps




Figure 44. Eye diagram without ECMF4-2450A60N10, HDMI1.4 5.94Gbps




Figure 45. Eye diagram with ECMF4-2450A60N10, HDMI1.4 5.94Gbps




Figure 46. Eye diagram without ECMF4-2450A60N10, HDMI2.1 6Gbps




Figure 47. Eye diagram with ECMF4-2450A60N10, HDMI 2.1 6Gbps




Figure 48. Eye diagram without ECMF4-2450A60N10, HDMI2.1 12Gbps worst cable







Figure 49. Eye diagram with ECMF4-2450A60N10, HDMI 2.1 12Gbps worst cable



HDMI TMDS lanes require two ECMF4-2450A60N10 for ESD protection and common mode filtering. The typical electrical schematic is given in Figure 50, an example of layout in Figure 51.

Figure 50. ECMF4-2450A60N10 electrical schematic

Figure 51. Layout example with 2xECMF4-2450A60N10


6 ST offer for Control lines

6.1 HDMI2Cx family features

- ESD protection

The HDMI2Cx product family is able to withstand ± 8 kV contact discharge according to IEC61000-4-2 standard on connector pins and ± 2 kV HBM on other pins.

- DDC bus

The HDMI2Cx product family integrates a level shifter on the DDC bus, allowing translating high-level voltage from 5 V on the cable side down to V_{DD_IC} on the system side.

It integrates dynamic pull-up resistors on DDC bus, allowing managing high capacitive cables exceeding HDMI standard specifications. Those dynamic pull-ups on cable side help to improve interoperability by ensuring a rise time on SDA and SCL lines compliant with HDMI and I²C specification even with a capacitive load twice higher than HDMI requirements.

The buffers on DDC bus ensure signal reshaping to improve signal quality transmission and ensure the compliancy with capacitance measurement.

- HPD

Unless specified, HDMI2Cx product integrate a level shifter on HPD line, ensuring signal reshaping and voltage translation from 5 V on cable side to V_{DD_IC} on system side. The HPD line is pulled down through an integrated current source.

- +5 V power pin

All HDMI2Cx products dedicated to source devices integrate on the +5 V power line a current limiter and a thermal protection to manage short circuit event on the +5 V HDMI connector pin.

6.2 HDMI2Cx for HDMI source devices

6.2.1 Control lines only

6.2.1.1 HDMI2C1-6C1

The HDMI2C1-6C1 is an integrated ESD protection and signal-conditioning device for control lines of HDMI source. It provides current limitation and short circuit protection on 5 V power pin. HDMI2C1-6C1 is available in QFN 18 leads, 500 µm pitch package.

Figure 52. HDMI2C1-6C1 package





Figure 53. HDMI2C1-6C1 pin-out, top view



The active-low fault pin is used to indicate short circuit or over temperature protection activation on 5V_OUT pin. The HDMI2C1-6C1 (Figure 53) pin-out provides an easy routing. The typical electrical schematic is given in Figure 54, a layout example in Figure 55.

Figure 54. HDMI2C1-6C1 electrical schematic





Figure 55. HDMI2C1-6C1 layout example



The HDMI2C1-6C1 is fully compliant with HDMI 1.4b standard requirements.

6.2.1.2 HDMI2C4-5F2

HDMI2C4-5F2 provides ESD protection on all HDMI connector control pins, and integrates level shifter, signal conditioning, and dynamic pull-up on DDC pin in flip-chip package. It also integrates current limiter and short circuit protection on +5 V power pin.

HDMI2C4-5F2 is dedicated to HDMI source device.

Figure 56. HDMI2C4-5F2 package





Figure 57. HDMI2C4-5F2 pinout, bump side view



The ENABLE_IC pin is used to enable or disable level-shifters on DDC bus and on HPD line to reduce power consumption in standby mode. To set the ENABLE_IC pin to low level, disable all integrated level shifter and disconnect the 5V_OUT pin from VDD_5V.

HDMI2C4-5F2 provides ESD protection on CEC line without level shifting.

The typical electrical layout and an example of the layout are shown on Figure 58 and Figure 59.

Figure 58. HDMI2C4-5F2 electrical schematic





Figure 59. HDMI2C4-5F2 layout example



The HDMI2C4-5F2 is fully compliant with HDMI 2.1b standard requirements.

6.3 HDMI2Cx for HDMI sink device

6.3.1 Control lines: HDMI2C2-5F2

HDMI2C2-5F2 provides ESD protection on all HDMI connector control pin, and integrates level shifter, signal conditioning and dynamic pull-up on DDC pin in flip-chip package.

HDMI2C2-5F2 is dedicated to HDMI sink device.

Figure 60. HDMI2C2-5F2 package





Figure 61. HDMI2C2-5F2 pinout, bump side



The ENABLE pin allows to sense the +5 V power pin and/or to disable HDMI2C2-5F2 to reduce power consumption in standby mode. Setting the ENABLE_IC pin to low level disable all integrated level shifter and disconnect the 5V_OUT pin from VDD_5V.

The typical electrical schematic is given in Figure 62, a layout example in Figure 63.

Figure 62. HDMI2C2-5F2 electrical schematic





Figure 63. HDMI2C2-5F2 layout example



The HDMI2C2-5F2 is fully compliant with HDMI 2.1 standard requirements.

7 Conclusion

Consumer applications as Streaming boxes, Game console, Tablet, HDMI stick, Notebook and PC graphic cards shall fulfill EMC requirements as described in CISPR20/EN55020 or CISPR24/EN55024. In particular, an ESD robustness test performed on the HDMI port.

An HDMI port is composed of several links with different electrical characteristics introducing specific constraints on ESD protection devices.

This application note presents STMicroelectronics offer for HDMI port: Standalone ESD protection and common-mode filter with ESD protection for TMDS lines and ESD protection with signal conditioning for control lines or for the whole HDMI port. The high frequency bandwidth of ESD protection and common-mode filter with ESD protection for TMDS lines ensure a low impact of the protection device on signal integrity. The signal conditioning and the dynamic pull-up on the DDC bus help the system to drive high capacitive cable while respecting the standard requirements.

Revision history

Table 8. Document revision history

Date	Revision	Changes
04-Dec-2017	1	Initial release.
19-Nov-2024	2	Document reworked to improve readability. No content changes.
13-Apr-2026	3	Removed products HSP051-4M10, HSP051-4N10, and HDMI2C1-14HDS. Updated Figure 39 , and Figure 40 .

Contents

1	EMI/EMC for STB: ESD test system	2
2	TMD5 lines requirements	3
2.1	Data rate	3
2.1.1	TMD5 coding	3
2.1.2	FRL coding	3
2.2	Eye diagram	4
2.3	Differential impedance	6
2.4	PCB layout design	6
3	Control lines	7
3.1	DDC bus	7
3.1.1	HDMI standard requirements	7
3.1.2	Benefits of switched pull-up on DDC bus	8
3.2	+5 V power pin	9
3.3	HPD line	9
4	ST offer for ESD protection of TMD5 or FRL lanes: HSP053-4M5	10
4.1	HSP053-4M5	10
5	Common-mode filtering with ESD protection for TMD5 lanes	12
5.1	ECMF4-40A100N10 / ECMF2-40A100N6	12
5.2	ECMF4-2450A60N10	15
6	ST offer for Control lines	18
6.1	HDMI2Cx family features	18
6.2	HDMI2Cx for HDMI source devices	19
6.2.1	Control lines only	19
6.3	HDMI2Cx for HDMI sink device	21
6.3.1	Control lines: HDMI2C2-5F2	21
7	Conclusion	22
	Revision history	23
	List of tables	25
	List of figures	26

List of tables

Table 1.	IEC61000-4-2 ESD level, contact discharge	2
Table 2.	HDMI source and Sink TMDS\FRL lane characteristic impedance	6
Table 3.	I ² C timing requirements in standard mode (I ² C specification, UM10204 rev. 7)	7
Table 4.	Maximum capacitance of DDC lines (HDMI 1.4, table 4-35)	7
Table 5.	Maximum capacitance of DDC lines for automotive (HDMI 1.4, table 4-36)	7
Table 6.	HDMI 1.4 pull-up resistors on DDC lines (HDMI 1.4, table 4-37)	7
Table 7.	+5V power pin voltage	9
Table 8.	Document revision history	23

List of figures

Figure 1.	HDMI block diagram	1
Figure 2.	IEC61000-4-2 typical current waveform, contact discharge	2
Figure 3.	HDMI source test point for Eye diagram	4
Figure 4.	HDMI source Eye diagram mask at TP1, $R_{bit} \leq 3.4\text{Gbps}$	4
Figure 5.	HDMI source Eye diagram mask at TP2_EQ, $3.4\text{Gbps} < R_{bit} \leq 6.0\text{Gbps}$	5
Figure 6.	HDMI source Eye diagram mask at TP2_EQ for FRL coding	5
Figure 7.	Unoptimized ESD protection layout	6
Figure 8.	Optimized ESD protection layout	6
Figure 9.	30 %-70 % rise time measurement with and without dynamic pull-up resistor, $C_{LOAD} = 450\text{ pF}$	8
Figure 10.	30 %-70 % rise time measurement with and without dynamic pull-up resistor, $C_{LOAD} = 1.5\text{ nF}$	8
Figure 11.	HDMI test points	9
Figure 12.	HSP053-4M5 attenuation	10
Figure 13.	HSP053-4M5 TDR measurements, $t_r 10\% - 90\% = 200\text{ ps}$ typical value	10
Figure 14.	Eye diagram without HSP053-4M5, 3.4Gbps	10
Figure 15.	Eye diagram with HSP053-4M5, 3.4Gbps	10
Figure 16.	Eye diagram without HSP053-4M5, HDMI1.4 5.94Gbps	10
Figure 17.	Eye diagram with HSP053-4M5, HDMI1.4 5.94Gbps	10
Figure 18.	Eye diagram without HSP053-4M5, HDMI2.1 6Gbps	11
Figure 19.	Eye diagram with HSP053-4M5, HDMI 2.1 6Gbps	11
Figure 20.	Eye diagram without HSP053-4M5, HDMI2.1 12Gbps worst cable	11
Figure 21.	Eye diagram with HSP053-4M5, HDMI 2.1 12Gbps worst cable	11
Figure 22.	HSP053-4M5 electrical schematic	11
Figure 23.	Layout example with 2xHSP053-4M5	11
Figure 24.	ECMF4-40A100N10 differential mode attenuation	12
Figure 25.	ECMF4-40A100N10 common mode attenuation	12
Figure 26.	ECMF4-40A100N10 TDR measurements, $t_r 10\% - 90\% = 200\text{ ps}$ typical value	12
Figure 27.	Eye diagram without ECMF4-40A100N10, 3.4Gbps	13
Figure 28.	Eye diagram with ECMF4-40A100N10, 3.4Gbps	13
Figure 29.	Eye diagram without ECMF4-40A100N10, HDMI1.4 5.94Gbps	13
Figure 30.	Eye diagram with ECMF4-40A100N10, HDMI1.4 5.94Gbps	13
Figure 31.	Eye diagram without ECMF4-40A100N10, HDMI2.1 6Gbps	13
Figure 32.	Eye diagram with ECMF4-40A100N10, HDMI 2.1 6Gbps	13
Figure 33.	Eye diagram without ECMF4-40A100N10, HDMI2.1 12Gbps worst cable	13
Figure 34.	Eye diagram with ECMF4-40A100N10, HDMI 2.1 12Gbps worst cable	13
Figure 35.	ECMF4-40A100N10 electrical schematic	14
Figure 36.	Layout example with 2xECMF4-40A100N10	14
Figure 37.	ECMF2-40A100N6 electrical schematic	14
Figure 38.	Layout example with 4xECMF2-40A100N6	14
Figure 39.	ECMF4-2450A60N10 differential mode attenuation	15
Figure 40.	ECMF4-2450A60N10 common mode attenuation	15
Figure 41.	ECMF4-2450A60N10 TDR measurements, $t_r 10\% - 90\% = 200\text{ ps}$ typical value	15
Figure 42.	Eye diagram without ECMF4-2450A60N10, 3.4Gbps	15
Figure 43.	Eye diagram with ECMF4-2450A60N10, 3.4Gbps	15
Figure 44.	Eye diagram without ECMF4-2450A60N10, HDMI1.4 5.94Gbps	16
Figure 45.	Eye diagram with ECMF4-2450A60N10, HDMI1.4 5.94Gbps	16
Figure 46.	Eye diagram without ECMF4-2450A60N10, HDMI2.1 6Gbps	16
Figure 47.	Eye diagram with ECMF4-2450A60N10, HDMI 2.1 6Gbps	16
Figure 48.	Eye diagram without ECMF4-2450A60N10, HDMI2.1 12Gbps worst cable	16
Figure 49.	Eye diagram with ECMF4-2450A60N10, HDMI 2.1 12Gbps worst cable	16
Figure 50.	ECMF4-2450A60N10 electrical schematic	17
Figure 51.	Layout example with 2xECMF4-2450A60N10	17
Figure 52.	HDMI2C1-6C1 package	19

Figure 53.	HDMI2C1-6C1 pin-out, top view	19
Figure 54.	HDMI2C1-6C1 electrical schematic	19
Figure 55.	HDMI2C1-6C1 layout example	19
Figure 56.	HDMI2C4-5F2 package	20
Figure 57.	HDMI2C4-5F2 pinout, bump side view	20
Figure 58.	HDMI2C4-5F2 electrical schematic	20
Figure 59.	HDMI2C4-5F2 layout example	20
Figure 60.	HDMI2C2-5F2 package	21
Figure 61.	HDMI2C2-5F2 pinout, bump side	21
Figure 62.	HDMI2C2-5F2 electrical schematic	21
Figure 63.	HDMI2C2-5F2 layout example	21

IMPORTANT NOTICE – READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice.

In the event of any conflict between the provisions of this document and the provisions of any contractual arrangement in force between the purchasers and ST, the provisions of such contractual arrangement shall prevail.

The purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

The purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of the purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

If the purchasers identify an ST product that meets their functional and performance requirements but that is not designated for the purchasers' market segment, the purchasers shall contact ST for more information.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2026 STMicroelectronics – All rights reserved