

# AN4187 Application note

## Using the CRC peripheral on STM32 microcontrollers

#### Introduction

The cyclic redundancy check (CRC) is a powerful and easily implemented technique to obtain data reliability. It is used to detect errors in data transmission or storage integrity check, without making corrections when errors are detected.

The diagnostic coverage satisfies the requirements of basic safety standards, hence is used for flash memory content integrity self-test check in ST firmware certified for compliance with IEC 60335-1 and IEC 607030-1 standards ("Class B" requirements). For more information, refer to AN3307 (available on <a href="https://www.st.com">www.st.com</a>), and the associated firmware packages dedicated to different family products.

Check the necessary CRC settings in compiler manuals when CRC checksum information must be placed directly into user code by linker (mostly in the format of a CRC descriptor data table).

The CRC is based on polynomial arithmetic, computing the remainder of the division of a polynomial in the Galois field with two elements by another. The remainder is the checksum, the dividend is the data, and the divisor is the generator polynomial.

This document describes the features of the CRC peripheral embedded in STM32 32-bit Arm<sup>®</sup> Cortex<sup>®</sup> MCUs, and the steps required to configure it:

- Section 1 describes the STM32 CRC implementation algorithm and its benefits
- Section 2 describes the use of the DMA as CRC data transfer controller
- Section 3 describes the migration of the CRC through STM32 devices

Two examples are described, with the measurement of execution time:

- CRC\_usage example: how to configure the CRC using the CPU as data transfer controller.
- CRC\_DMA example: how to use the DMA as CRC data transfer controller.

AN4187

## **Contents**

1	CRC	CRC peripheral overview			
	1.1	CRC computing algorithm	5		
	1.2	CRC peripheral configuration	7		
	1.3	CRC hardware implementation benefits	9		
2	Usin	ng CRC through DMA	. 10		
	2.1	DMA back-to-back transfer mode	. 10		
	2.2	DMA configuration	11		
	2.3	DMA usage benefits	. 12		
3	CRO	C migration	. 13		
4	Reference documents				
5	Revi	ision history	. 15		

AN4187 List of tables

# List of tables

Table 1.	Comparison of CRC algorithm and CRC peripheral execution time	. 9
Table 2.	DMA configuration summary	11
Table 3.	Comparison results of CPU versus DMA execution time usage	12
Table 4.	CRC peripheral features by Series	13
Table 5.	Document revision history	15

List of figures AN4187

# **List of figures**

Figure 1.	CRC block diagram	Ę
Figure 2.	CRC algorithm	6
Figure 3.	Step-by-step CRC computing example	7
Figure 4.	Block diagram of the CRC calculation unit	7
Figure 5.	CRC computing through DMA transfer	(

4/16 AN4187 Rev 2

#### **CRC** peripheral overview


The CRC peripheral embedded in all STM32 microcontrollers (based on Arm<sup>®(a)</sup> Cortex<sup>®</sup> cores) is used to provide a CRC checksum code of supported data types.

This section first introduces the software CRC algorithm, then the STM32 CRC hardware accelerator, highlighting its benefits.

#### **CRC** computing algorithm 1.1

As shown in Figure 1, the CRC algorithm has a data input and generates a fixed checksum code length, depending on the input parameters.

> Figure 1. CRC block diagram Input parameters



One CRC algorithm is the polynomial division with bitwise message XOR-ing technique, the most suitable for hardware or low-level implementation. The input parameters are:

- the dividend: also called input data, abbreviated to "Input\_Data"
- the divisor: also called generator polynomial, abbreviated to "POLY"
- an initial CRC value: abbreviated to "Initial\_Crc"

Figure 2 shows the CRC algorithm.

arm

a. Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.



AN4187 Rev 2 5/16




Figure 2. CRC algorithm

At startup, the algorithm sets the CRC to the Initial\_Crc XOR with the Input\_Data.

Once CRC MSB is equal to 1, the algorithm shifts CRC one bit to the left, and XORs it with the POLY. Otherwise, it only shifts CRC one bit to the left.

Figure 3 shows the step-by-step algorithm execution for the following conditions:

- Input\_Data = 0xC1
- POLY = 0xCB
- Initial\_Crc = 0xFF

bindex	Execution step	Binary format	Hex
	Crc = Initial Crc ^ Input Data	1 1 1 1 1 1 1 1 ( Initial_Crc )	0xFF
	cic = mitiai_cic	1 1 0 0 0 0 0 1 ( Input_Data )	0xC1
0	Crc << 1	00111110	0x3E
1	Crc << 1	01111100	0x70
2	Crc << 1	11111000	0xF8
		11110000	0xF0
	Crc = Crc ^ POLY	1 1 0 0 1 0 1 1 ( <i>POLY</i> )	0xCE
3	Crc << 1	00111011	0x3E
4	Crc << 1	0 1 1 1 0 1 1 0	0x76
5	Crc << 1	11101100	0xE0
	Crc = Crc ^ POLY	11011000	0xD8
		1 1 0 0 1 0 1 1 ( POLY)	0xCE
6	Crc << 1	00010011	0x13
7	Crc << 1	00100110	0x26
	Crc (Returned value)	01001100	0x40

Figure 3. Step-by-step CRC computing example

#### 1.2 CRC peripheral configuration

All STM32 devices implement a CRC peripheral, as described in *Section 1.1*. The CRC calculation unit has a single 32-bit read/write data register (CRC\_DR), used to input new data (write access), and hold the result of the previous CRC calculation (read access).

Each write operation to the data register creates a combination of the previous CRC value (stored in CRC\_DR) with the new one.




Figure 4. Block diagram of the CRC calculation unit

AN4187 Rev 2 7/16

The returned CRC value (0x4C) has been verified by the CRC peripheral on STM32F37x products, with the above mentioned configurations.

<sup>2.</sup> This routine has been implemented under CrcSoftwareFunc function in the CRC\_usage example.

To compute a CRC of the supported data, go through the following steps:

- 1. Enable the CRC peripheral clock via the RCC peripheral.
- Set the CRC data register to the initial CRC value by configuring the initial CRC value register (CRC\_INIT). In the more recent STM32 Series, it is possible to chain a CRC calculation based on the previous CRC calculation as initial value. In this case, the CRC\_IDR register (not affected by the reset bit in CRC\_CR) can be used. In HAL, this is implemented by HAL CRC Calculate.
- 3. Set the I/O reverse bit order through the REV\_IN[1:0] and REV\_OUT bits, respectively, in the CRC control register (CRC\_CR).
- 4. Set the polynomial size and coefficients through the POLYSIZE[1:0] bits in CRC control register (CRC\_CR) and CRC polynomial register (CRC\_POL), respectively.
- 5. Reset the CRC peripheral through the Reset bit in the CRC control register (CRC\_CR).
- 6. Set the data to the CRC data register.
- 7. Read the content of the CRC data register.
- 8. Disable the CRC peripheral clock.

In the firmware package, the CRC\_usage example runs the CRC checksum code computing an array data (*DataBuffer*) of 256 supported data type. For a full description, refer to the file *Readme.txt* in the CRC\_usage folder.

8/16 AN4187 Rev 2

#### 1.3 CRC hardware implementation benefits

The CRC\_usage example has been developed to check the compatibility between the software CRC algorithm implementation and the CRC peripheral, as well as to measure their execution times.

The example has been executed under the following conditions:

Hardware: STM32373C-EVAL board (STM32F37x device)

System clock: HSE (8 MHz crystal oscillator)

Toolchain: Keil<sup>®</sup> V4.60.0.0

CRC configurations: default values of the CRC register

CRC\_CR: 0x0000 0000; POLYSIZE is 32, no REV\_IN and no REV\_OUT

CRC\_INIT: 0XFFFF FFFF CRC\_POLY: 0X04D11 CDB7

Input data: 256 words

*Table 1* compares the execution time of the CRC algorithm versus that achieved using the STM32 CRC peripheral.

Table 1. Comparison of CRC algorithm and CRC peripheral execution time

Optimization level	CRC algorithm (system clock cycle)	CRC peripheral (system clock cycle)	
Level 3 + Optimize for time	78094	1287	

The hardware implementation is about 60 times faster than the software algorithm. The CPU controls the data transfer and no instruction processing is allowed during this phase. Application developers can choose another peripheral as controller to free the CPU for other tasks. As the DMA manages data transfer, it becomes the alternative for computing the CRC checksum code of the data buffer.



AN4187 Rev 2 9/16

### 2 Using CRC through DMA

The STM32 embedded DMA can be used as the data transfer handler to avoid the use of the CPU as controller. The DMA configuration depends upon the architecture chosen. There are two categories, namely DMA with channels and DMA with stream, with almost identical configurations.

#### 2.1 DMA back-to-back transfer mode

The CRC\_DMA example available in the firmware package implements the technique illustrated in *Figure 5*. This technique is the DMA back-to-back data transfer mode with the DMA\_IRQ handler routine callback.




Figure 5. CRC computing through DMA transfer

In this case, the DMA controls the data transfer counter and waits for the transfer complete flag to execute the NVIC DMA\_IRQ handler routine. The NVIC DMA\_IRQ routine must stop the system timer (systick) counter and return the CRC computed value. The CPU usage is limited only to the execution of the DMA interrupt request routine.

#### 2.2 DMA configuration

As mentioned above, STM32 devices integrate a multiple DMA architecture. The configuration steps below are common for both DMA architectures:

- 1. Enable the DMA peripheral clock via the RCC peripheral.
- 2. Configure the DMA channel/stream (see *Table 2* for the two configurations).
- 3. Configure the CRC, as described in the first five steps of Section 1.2.
- 4. Enable the DMA transfer complete interrupt.
- 5. Configure the DMA NVIC IRQ.
- 6. Enable the DMA channel/stream.
- 7. Wait for the DMA transfer complete to occur.
- 8. Disable the DMA channel. In the case of DMA with stream architecture, the controller disables automatically the channel when the transfer ends, while in the other case, the NVIC DMA\_IRQ routine must disable the channel for further use.
- 9. Clear DMA IT pending bit.

Note: For any additional information, refer to the file Readme.txt under CRC\_DMA example folder.

Table 2. DMA configuration summary

DMA configuration	DMA with channel	DMA with stream	
Transfer direction	Memory to memory		
Peripheral address	Flash bas	se pointer	
Memory address	CRC data	a register	
Peripheral address increment	Ena	able	
Memory address increment	Disable		
Buffer size	Data buffer size		
Peripheral data size	Supported data type (byte, half-word or word)		
Memory data size	Supported data type (byte, half-word or word)		
Transfer mode	Nor	mal	
Peripheral burst	NA	Single	
Memory burst	NA	Single	
FIFO mode <sup>(1)</sup>	NA	Disable	
FIFO threshold <sup>(1)</sup>	NA	-	

Enabling the FIFO mode does not affect the execution time. Therefore, the FIFO mode and the FIFO threshold configuration have no impact.

The CRC\_DMA example has been developed to check the compatibility results between the use of CPU and DMA as transfer handlers, and measure the CPU load during the use of DMA as transfer handler.

47/

AN4187 Rev 2 11/16

#### 2.3 DMA usage benefits

During the DMA back-to-back data transfer mode, the CPU acts during the CRC and DMA configurations, and during the DMA interrupt handler execution.

The execution conditions of the example are the same as those listed in *Section 1.3*, except for the input data size that became 8192 of the supported data type.

Table 3. Comparison results of CPU versus DMA execution time usage

Transfer handler	Peripheral configuration <sup>(1)</sup>	CRC computing <sup>(1)</sup>	CPU load
CPU	66 <sup>(2)</sup>	40962	100%
DMA	295 <sup>(3)</sup>	40968	0.72%

- 1. The systick timer tick is the measurement unit, while the systick clock source is the CPU clock.
- 2. CRC configuration time.
- 3. CRC configuration, DMA configuration and DMA IRQ handler execution times.

Overall, the CPU load is equal to 100% when the CPU is used as data transfer handler, it is reduced to 0.72% when using DMA.

AN4187 CRC migration

# 3 CRC migration

*Table 4* lists the CRC features, and offers a software compatibility analysis for each Series.

Table 4. CRC peripheral features by Series

Feature	F1, F2, F4, L1	F0, F3, F7, G0, G4, H7, L0, L4, L4+, U5, WB, WL	
Single input/output 32-bit data register	Yes		
General-purpose 8-bit register	Yes		
Input buffer to avoid bus stall during calculation	No	Yes	
Reversibility option on I/O data	No	Yes	
CRC initial value	Fixed to 0xFFFFFFF	Programmable on 32 bits	
Handled data size in bits	32	8, 16, 32	
Polynomial size in bits	32	7, 8, 16, 32	
Polynomial coefficients	Fixed to 0x4C11DB7	Programmable size: 7, 8, 16, or 32 bits <sup>(1)</sup>	

 $<sup>1. \</sup>quad \text{Available only on STM32F07x and STM32F09x devices, fixed to 0x4C11DB7 for other products of the STM32F0 Series.} \\$ 

Reference documents AN4187

#### 4 Reference documents

STM32F101xx, STM32F102xx, STM32F103xx, STM32F105xx and STM32F107xx advanced Arm<sup>®</sup>-based 32-bit MCUsl (RM0008)

- STM32F205xx, STM32F207xx, STM32F215xx and STM32F217xx advanced ARM-based 32-bit MCUs (RM0033)
- STM32L151xx, STM32L152xx and STM32L162xx advanced Arm®-based 32-bit MCUs (RM0038)
- STM32F100xx advanced ARM®-based 32-bit MCUs (RM0041)
- STM32F405xx, STM32F407xx, STM32F415xx and STM32F417xx advanced Arm®-based 32-bit MCUs (RM0090)
- STM32F05xxx advanced Arm<sup>®</sup>-based 32-bit MCUs (RM0091)
- STM32F37xx and STM32F38xx advanced Arm<sup>®</sup>-based 32-bit MCUs (RM0313)
- STM32F302xx, STM32F303xx and STM32F313xx advanced ARM-based 32-bit MCUs (RM0316)
- Guidelines for obtaining IEC 60335 Class B certification in STM32 applications (AN3307)

Note: The above documents are available at www.st.com.

AN4187 Revision history

# 5 Revision history

**Table 5. Document revision history** 

Date	Revision	Changes
06-Jun-2013	1	Initial release.
07-Nov-2022	2	Updated document title and Introduction. Removed former Table 1: Applicable products. Updated Table 4: CRC peripheral features by Series. Minor text edits across the whole document.

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to <a href="https://www.st.com/trademarks">www.st.com/trademarks</a>. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2022 STMicroelectronics – All rights reserved

16/16 AN4187 Rev 2