



Getting started with the STM32H7 MCU SDMMC host controller

Introduction

The SDMMC (secure digital multimedia card) host interface in the STM32H7 series provides an interface between the AHB bus and SD (secure digital) memory cards, SDIO (secure digital input output) cards and MMC (multimedia card) devices.

This application note explains how to use the module to transfer data from/to SD, MMC, and e-MMC memory cards in multiple configurations. However, the configuration steps and features remain valid for STM32 series devices embedding the same enhanced SDMMC peripheral.

This document describes the SDMMC interaction with other internal peripherals, and presents typical examples that highlight the SDMMC host interface features that facilitate its configuration.



1 SDMMC host interface

The STM32H7 series are Arm® based devices.

Note: Arm is a registered trademark of Arm limited (or its subsidiaries) in the US and/or elsewhere.

arm

STM32H7 series include below SDMMC features:

- Supports SD, SDIO, MMC, and e-MMC memory types.
- Supports data transfer in block(s) mode, SDIO multibyte mode and MMC stream mode.
- Full compliance with MultiMediaCard system specification version 4.51.
- Full compatibility with previous versions of MultiMediaCards (backward compatibility).
- Full compliance with SD memory card specification version 4.1 (SPI mode and UHS-II mode not supported).
- Full compliance with SDIO card specification version 4.0.
- Support data wide bus 1-bit, 4-bit, and 8-bit modes.
- Data transfer up to 208 MHz depending on maximum allowed I/O speed (refer to product datasheet for more details).
- Has its own internal DMA (IDMA) for burst data transfer in single buffer, double buffer mode or in linked list mode (depending on peripheral version).

The table below presents an overview of the supported speed modes of the SDMMC host interface.

Max bus speed Max clock frequency Signal voltage SD & SDIO [Mbyte/s]⁽¹⁾ [MHz]⁽²⁾ (V) DS (default speed) 12.5 25 3.3 25 3.3 HS (high speed) 50 SDR12 12.5 25 1.8 SDR25 25 50 1.8 50 SDR50 100 1.8 DDR50 50 50 1.8 SDR104 104 208 1.8 MMC cards Legacy compatible 26 26 3/1.8/1.2 High speed SDR 52 52 3/1.8/1.2 High speed DDR 104 3/1.8/1.2 104 High speed HS200 200 200 1.8/1.2

Table 1. SDMMC supported speed modes

AN5200 - Rev 3 page 2/53

^{1.} Maximum bus speed in 4-bit mode for SD& SDIO and 8-bit mode for MMC cards.

^{2.} The maximum data transfer depends on the maximum allowed I/O speed.



1.1 STM32H743/753 SDMMC host-interface integration

STM32H7 series devices provide two SDMMC host interfaces: SDMMC1 and SDMMC2. Each interface has its own features. The figure below presents an extract from the STM32H74x/H75x devices architecture showing the SDMMC host interface integration as an example.





Figure 1. SDMMC1 and SDMMC2 internal connections

The SDMMC1 is in the D1 domain and the SDMMC2 is in the D2 domain. Each one of them have a master interface connected respectively to the 64-bit AXI bus matrix and the 32-bit AHB bus matrix over an AHB master bus, which can access different memories.

The SDMMC1 and SDMMC2 registers are accessible through their slave interface connected respectively to AHB3 and AHB2.

Each SDMMC have his own delay block (DLYB) accessible over AHB3 for SDMMC1 and over AHB2 for SDMMC2. The DLYB can be used to align the sampling clock on the data received (see figure below).

Figure 2. SDMMC and the delay block (DLYB)



AN5200 - Rev 3 page 3/53


¹⁾ D3 domain not available on STM32H7R/S devices.



Depending on SDMMC peripheral linked-list feature availability, SDMMC peripherals have no interaction with external DMA. When linked list feature is not available, the SDMMC interacts with the master DMA (MDMA) to implement automatic chaining of transfers.

The MDMA provides a channel for the SDMMC1 and 2 to enable successive data transfer from/to TCM RAMs and any memory region mapped on the three matrixes without any CPU action. The MDMA can also access the SDMMC1 and SDMMC2 registers and enable a new data transfer using linked-list mode without any CPU action.

Figure 3. Triggers for MDMA and SDMMC1



STM32H7 MCUs feature the VDDMMC supply. This can be connected to VDD or used as an independent power supply for SD I/Os, allowing operation of SDMMC pads at different supply levels. The SDMMC can be supplied by either VDDMMC or the transceiver power rail.

In cases where the VDDMMC pin is unavailable in certain packages, it is internally connected to VDD.

For detailed information on the available features and peripheral counts in different packages, refer to the applicable datasheet.

SDMMC1 generates control signals for the external voltage switch transceiver to support UHS-I mode.




Figure 4. Voltage switch transceiver

AN5200 - Rev 3 page 4/53



The table below presents the main features for SDMMC1 and SDMMC2.

Table 2. SDMMC1 and SDMMC2 main features

Features	SDMMC1	SDMMC2
SDMMC master interface	Connected to the 64-bit AXI bus matrix in D1 domain through a 32-bit AHB master bus	Connected to the 32-bit AHB bus matrix in D2 domain through a 32-bit AHB master bus
SDMMC slave interface	Operating on the AHB3 bus	Operating on the AHB2 bus
Memory access	Domain D1 AXI SRAM quad-SPI(1) FMC	Domain D1 AXI SRAM quad-SPI (1) FMC Domain D2 SRAM1/SRAM2/SRAM3 Domain D3 SRAM4 Backup SRAM
SDMMC delay block	Operating on the AHB3 bus	Operating on the AHB2 bus
MDMA	 The MDMA provides a channel for successful end of data transfer The MDMA can configure the SDMMC registers to enable a new data transfer 	The MDMA can configure the SDMMC registers to enable a new data transfer
UHS-I	Generates control signals to control the external voltage switch transceiver	No control signal generation for external transceiver ⁽²⁾

^{1.} Check product datasheet for memory interface availability

AN5200 - Rev 3 page 5/53

^{2.} Can support external voltage switch transceiver with bus direction sensing (transceiver does not need direction control signals).



1.2 STM32H7R/S SDMMC host-interface integration

The figure below is an extract from the STM32H7R/S Boot-flash device architecture showing the SDMMC host-interface integration.

AHBS DTCM0 32/96 Kbytes CPU Legend Bus interfaces Cortex®-M7 DTCM1 AHB 32-bit bus AXI APB 32/96 Kbytes I\$ 32 Kbytes D\$ 32 Kbytes 64-bit bus ____ ASIB AMIB ITCM Bus multiplexer 64/192 Kbytes AHBP AXIN From AHB GPU AXI SDMMC1 HPDMA1 DCMIPP DMA2D GFXMMMU LTDC To AHB domain FMC MCE3 MCE1 XSPI1 XSPI2 MCE2 AXI SRAM4 SRAM3 SRAM2 SRAM1 FLASH GPV ETH1 SDMMC2 OTG HS GPDMA1 From AXI AHB1 16 Kbytes SRAM2 16 Kbytes AHB2 AHB AHB3 AHB4 Backup SRAM (4 Kbytes) Reg To AXI AHB5 MSv55520V6

Figure 5. SDMMC internal connection in the STM32H7R/S

The SDMMC1 master interface is in the 64-bit AXI bus matrix and SDMMC2 is in the 32-bit AHB bus matrix. These interfaces are accessible through their respective slave interfaces connected to AHB5 and AHB2. For the STM32H7R/S line, an independent VDDMMC supply is not available on the SDMMC I/Os, therefore the supply level is the same as VDD. Therefore, when the UHS-I feature is used, adding a transciever is recommended. Also, the SDMMC has its own IDMA to transfer data in the linked list configuration.

AN5200 - Rev 3 page 6/53



Table 3. SDMMC main features

Feature	SDMMC1	SDMMC2
Master interface	Connected to the 64-bit AXI bus matrix	Connected to the 32-bit AHB bus matrix
Slave interface	Operates on the AHB5 bus	Operates on the AHB2 bus
Memory access	AXI SRAMFlashXSPIFMC	 AXI SRAM Backup RAM SRAM1, SRAM2 Flash XSPI FMC
SDMMC delay block	Operates on the AHB5 bus	Operates on the AHB2 bus
UHS-I	Generates control signals to control the external voltage switch transceiver	No control signal generation for external transceiver

AN5200 - Rev 3 page 7/53



1.3 SDMMC host-interface block diagram

This section presents the SDMMC block diagram. The SDMMC internal input/output signals table and the SDMMC are described in the tables following the figure.




Figure 6. SDMMC block diagram

Table 4. SDMMC internal input/output signals

Signal name	Signal type	Description
Sdmmc_ker_ck	Digital input	SDMMC kernel clock
Sdmmc_hclk	Digital input	AHB clock
Sdmmc_it	Digital output	SDMMC global output
Sdmmc_dataend_trg	Digital output	SDMMC data end trigger
Sdmmc_rx_ck	Digital input	Selected clock for received data and responses
Sdmmc_io_in_ck	Digital input	Feedback clock Internally connected to SDMMC_CK
Sdmmc_fb_ck	Digital input	Feedback clock from the delay block (DLYB)

Table 5. SDMMC pins

Signal name	Signal type	Description
SDMMC_D0DIR	Digital output	Indicates the direction of SDMMC_D0 signal
SDMMC_D123DIR	Digital output	Indicates the direction of SDMMC_D[1:3] signals
SDMMC_CDIR	Digital output	Indicates the direction of SDMMC_CMD signal

AN5200 - Rev 3 page 8/53



Signal name	Signal type	Description
SDMMC_CK	Digital output	Clock for the SD/SDIO/MMC card
SDMMC_CKIN	Digital input	Feedback clock from the external voltage transceiver
SDMMC_CMD	Digital input/output	Command and response line
SDMMC_D [7:0]	Digital input/output	Data transmission lines

The SDMMC host interface contains two main interfaces: the adapter interface and the AHB interface. These interfaces are described in the following sections.

1.3.1 Adapter interface

The Adapater interface uses the **sdmmc_ker_ck** domain and provides connection between the external card and the AHB interface. This interface contains:

Control unit

It groups the power management functions and the clock management with dividers. It generates the control signals for the external voltage switch transceiver.

Command/response path units

They transfer command and responses signals on the **SDMMC_CMD** line. The *command* path is clocked by the **SDMMC_CK** and the *response* path is clocked by the **sdmmc_rx_ck**.

Data receive/transmit path units

They transfer data on the SDMMC_D [7:0] lines. The *transmit* data is clocked by the **SDMMC_CK** and the *receive* data is clocked by the **sdmmc rx ck**.

CLK MUX unit

It selects the source clock for the *response* path and the *data receive* path.

1.3.2 AHB interface

This interface uses the **SDMMC_hclk** domain, it contains the AHB slave interface and the AHB master interface.

AHB slave interface

Provides access to the SDMMC registers and the FIFO, it also generates the interrupt requests. The FIFO size is 32-bit wide, 16 words deep.

AHB master interface

Contains the internal direct memory access (IDMA) to provide high-speed data transfer between the FIFO and the memory.

IDMA (internal direct memory access)

The SDMMC have its own IDMA, which can be configured over the SDMMC registers. The IDMA provides high-speed data transfer between the FIFO and the memory. It supports the following features:

- Burst transfer of 8 beats
- Easy configuration through the SDMMC registers
- Different modes of operation: Single-buffer transfer, Double-buffer transfer or linked-list mode (depending on feature availability).

In single-buffer configuration, the IDMA access one base address and starts the data transfer.

AN5200 - Rev 3 page 9/53



In double-buffer configuration, the IDMA access one base address and starts the data transfer until all data has been transferred, then it moves to the second base address and starts another transfer. This allows the firmware to process the first data buffer while the IDMA is accessing the second memory buffer.





Figure 7. IDMA single-buffer and double-buffer channel modes




In linked-list configuration, The first linked list item configuration is programmed by firmware directly in the SDMMC registers. When the IDMA has finished transferring all the first node data (indicated in IDMABSIZE), according to IDMAMODE = 1 and when the linked list item ULA bit is set, the IDMA loads the new linked list item from the linked list table, and continues transferring data from the next linked list buffer. the IDMA identifies the end of the linked-list when ULA bit is not set in the last linked-list node. The transfers ends with DATAEND flag set when all data are transferred (according to DATALENGHT).

AN5200 - Rev 3 page 10/53



The linked list content and IDMA behavior are shown in following figure.

Figure 8. Linked list content and IDMA behavior



DT47491V1



1.4 SDMMC host-interface differences between STM32F7 Series and STM32H7 Series

The new SDMMC interface embedded within the STM32H7 Series enhances the SDMMC host capabilities compared to the previous version of the peripheral embedded in the STM32F7 Series.

The following table contains the main differences between the SDMMC in STM32F7 Series and the SDMMC in STM32H7 Series.

Table 6. SDMMC differences between STM32F7 Series and STM32H7 Series

SDMMC feature ⁽¹⁾	STM32F7 Series	STM32H7 Series
Compatibility version	SD(2.0) / MMC(4.2) / SDIO(2.0)	SD(4.1) / MMC(4.51) / SDIO(4.0)
Data transfer clock frequency	0-50 MHz (for 3.3 V)	0-50 MHz (for 3.3 V)
Data transier clock frequency	0-30 WH IZ (IOI 3.3 V)	0-208 MHz (for 1.8 V)
Operating buses	Slave interface: 32-bit APB bus	Slave interface: 32-bit AHB bus
Operating buses	Slave interface. 32-bit Ai B bus	Master interface: 32-bit AHB bus
DMA transfer	Request an external DMA (DMA2)	Supports an internal DMA burst
2.11.7.0.4.1.0.00	Bust of 4 bits	
Supported speed modes for SD and SDIO cards	Default speed / high speed (3.3 V)	Default speed / high speed (3.3 V)
	UHS-I not supported	UHS-I modes: : SDR12 / SDR25 / SDR50 / DDR50 / SDR104
		Legacy compatible
Supported speed modes for MMC cards	Legacy compatible	High speed SDR
Cupperiod speed modes for infine surds	High speed SDR	High speed DDR
		High speed HS200
Boot operation	Supports only alternative boot	Supports normal boot and alternative boot
DLYB	Not available	Available
MDMA features	Not available	Available

^{1.} Maximum frequency depends on the maximum allowed IO speed.

AN5200 - Rev 3 page 12/53



2 SDMMC host interface initialization with SD and MMC cards

2.1 Initiate SDMMC host interface configuration using STM32CubeMx

This section presents an example on how to configure the SDMMC using the STM32CubeMx tool.

Using the STM32CubeMX tool is a very simple, easy and rapid way to configure the SDMMC peripheral and its GPIOs as it permits the generation of a project with preconfigured SDMMC.

2.1.1 SDMMC host interface GPIO configuration using STM32CubeMX

Once the STM32CubeMX project is created, in the peripheral categories, select connectivity and then one of the SDMMC instances available. The figure below shows how to select the SDMMC hardware configuration with the STM32CubeMX.




Figure 9. SDMMC pins configuration with STM32CubeMX

The user can chose between SDMMC1 and SDMMC2. The user selects the configuration mode depending on the desired application and below configurations are available:

- Type of card: SD/SDIO/MMC card
- Bus width: 1-bit, 4-bit, 8-bit mode
- External transceiver: enable/disable command signals for external transceiver.

AN5200 - Rev 3 page 13/53




2.1.2 SDMMC host interface clock configuration using STM32CubeMx

The first step is to select the source clock for the sdmmc_ker_ck as show in the figure below.

Figure 10. sdmmc_ker_ck configuration with STM32CubeMx

In the clock configuration panel the user can select the source clock for the sdmmc_ker_ck1 and sdmmc_ker_ck2 either from DIVQ1 or DIVR2. A dedicated Mux is available to select SDMMC1 and SDMMC2 kernel clock source from PLL1Q or PLL2R output:

Figure 11. sdmmc_ker_ck source clock selection with STM32CubeMx SDMMC1,2 Clock Mux



AN5200 - Rev 3 page 14/53




2.1.3 SDMMC host interface parameters configuration using STM32CubeMx

The first step is to go to the *parameters settings*, where we can select the parameter settings:

- Select the clock edge
- Enable the Power-save mode (disable the clock when the SDMMC is in idle state and there is no data or command transfer)
- Enable or disable the hardware flow control (refer to Section 5: SDMMC host interface and hardware flow control)
- Select the divide factor for the SDMMC_CK (SDMMC_CK = sdmmc_ker_ck / [CLKDIV*2])

Figure 12. SDMMC parameters configuration with STM32CubeMx




AN5200 - Rev 3 page 15/53



In the NVIC Settings tab, the user enables the SDMMC global interrupt (see figure below).

Figure 13. SDMMC global interrupt configuration with STM32CubeMx



AN5200 - Rev 3 page 16/53



File system middleware can be added in the project configuration. For example the FATFS can be selected as shown in the next figure:




Figure 14. SDMMC FATFS configuration with STM32CubeMx

Finally, in order to configure the MDMA end of data transfer trigger from the SDMMC1, the user selects the MDMA in the *System* configuration section.

AN5200 - Rev 3 page 17/53



Once the dialog box is open, the user clicks on the *Add a channel* button and selects *SDMMC1 end of data*. Now the user can configure the MDMA for the data transfer (buffer transfer length, data alignment, source and destination). See the figure below for an example of the dialog boxes that the user finds when doing this configuration.

Pinout & Configuration Clock Configuration MDMA Mode and Configuration System Core Channel CORTEX M7 Transfer1 Select DMA Select GPIO IWDG1 SDMMC1 Command End Flag SDMMC1 Internal DMA buffer End Flag SDMMC1 data end Software request RAMECO RCC WWDG1 Analog

Figure 15. MDMA end of data configuration with STM32CubeMx

2.2 Initiate SDMMC host interface configuration

This section presents an example on how to initiate the SDMMC host interface until the command path and data path are ready to initiate the SD card or the MMC card. See a synopsis on the process below:




Figure 16. Synoptic diagram of SDMMC initialization

Clock configuration

The RCC registers should be configured to select the clock for sdmmc_ker_ck and SDMMC_hclk.

AN5200 - Rev 3 page 18/53



The figure below illustrates two source clocks for sdmmc ker ck for both sdmmc1 and sdmmc2.

PLL source mux HSI DIV M1 DIV_{N1} DIV P1 CSI DIV Q1 **HSE** DIV_{R1} PLL1 To sdmmc1/2_ker_ck DIV_{M2} DIV_{N2} DIV P2 DIV Q2 SDMMC1/2 DIV_{R2} clock mux PLL1

Figure 17. Source clock for sdmmc1/2_ker_ck

With a duty cycle close to 50%, the DIV[P/Q/R]x values shall be even.

For SDMMCx, the duty cycle shall be 50% when supporting DDR.

The configuration of the AHB3/2 clock domain to select the SDMMC_hclk must be done and should respect the following relation: $SDMMC_hclk > ((3x bus width / 32) x SDMMC_CK)$.

The *clock configuration* is now completed, sdmmc_ker_ck and SDMMC_hclk are configured but they are not enabled.

External transceiver selection (if needed)

This configuration is optional, and it is needed when using UHS-I modes. The external transceiver must be selected. A GPIO pin should be configured as digital output and the transceiver must be selected.

SDMMC GPIO configuration

The SDMMC GPIO pins for shall be configured for command, data, clock and if needed for the control signals to the external transceiver. Refer to the specific device's datasheet for SDMMC GPIO configuration.

SDMMC RCC enable

The RCC registers shall be configured to enable the clock for SDMMC1 or SDMMC2, this action enables both sdmmc_ker_ck and sdmmc_hclk for the selected peripheral.

SDMMC power cycle

It is advised to perform a power cycle before initializing the external card. Refer to the specific device's reference manual for more information on how to perform a power cycle sequence.

SDMMC power off

SDMMC disabled and SDMMC signals drive "1".

SDMMC initial configuration

When using the external transceiver the direction signal polarity must be set as high.

For the SDMMC initial configuration, the SDMMC_CK must be in the range of 100 to 400 KHz, the DDR mode and the bus speed must be disabled.

AN5200 - Rev 3 page 19/53



SDMMC power on

The power on of the SDMMC, must be set. Once it is done, the SDMMC is ready for card initialization.

2.3 SD card initialization

2.3.1 SD power on and initialization

The SD card power on and initialization process is illustrated in the following flow chart:




Figure 18. SD card power on and initialization diagram

The user checks the card version and verify if the card supports UHS-I and if an external voltage switch transceiver is supported. If yes, the user starts the voltage sequence and defines the card speed as SDR12 (else define it as *normal* speed) then move to the card initialization. The support of UHS-I and external transceiver is optional and it depends on user application.

Check the card version and voltage

The host sends CMD8, and depending on the result:

- If the card returns a response, it means that it is version 2.00 or later
 - If the response is not valid, it means that the voltage range is not compatible
 - If the response is valid, it means that the card voltage range is compatible
- If the card does not return a response, it means that it is a version 2.00 or later with a mismatch voltage or a version 1.X SD card or not an SD card.

Does the card supports UHS-I?

To check if the card support UHS-I the host sends ACMD41 repetitively and checks the response. If the card support UHS-I the host needs to check if an external transceiver is supported then start the voltage switch sequence.

AN5200 - Rev 3 page 20/53



Voltage switch sequence

The host needs to enable the voltage switch from SDMMC registers for the voltage switch sequence.

- Before sending CMD11 check the SDMMC_CK. If it stopped and then *busy signal* = asserted. If done, enable the external transceiver, otherwise the SD card do not support that feature.
- Wait for the voltage switch critical timing section completion flag to be set, then check the busy signal. If done, the voltage switch succeeded and the SD card speed is set to SDR12, otherwise it failed.
- Clear the voltage switch flag and the status flags.

Card initialization

- Send CMD2 to get all cards unique identification number.
- Send CMD3 to set the related card address (RCA).
- Send CMD9 to get the cards specific data (CSD).

2.3.2 Configure the wide bus operation for SD card

The flowchart below presents the synoptic diagram of the SD card bus wide configuration.

Send ACMD6 and configure the following modes:
Bus wide
Clock edge
Hardware flow control

Send CMD6 with the selected speed
mode pattern

Configure the following modes:
DDR mode
Bus speed
ClockDiv

Configure the DLYB

Configure the PWRSAV bit

Figure 19. SD card bus wide configuration diagram

Note: CMD6 is not supported by SD cards version 1.01.

AN5200 - Rev 3 page 21/53



The detailed steps to configure the wide bus operation are the following:

- 1. Send ACMD6 then configure the SDMMC to switch the bus wide for 1-bit mode or 4-bit mode (the 1-bit mode is not supported with UHS-I speeds).
- 2. Set the clock edge as rising or falling (for SDMMC_CK > 50 MHz it is advised to set the clock edge as falling).
- 3. Enable or disable the hardware flow control.
- 4. Send CMD6, the SD card returns the contained 64-bytes of data if the card supports that speed mode, then it switches to the selected speed mode (if supported).

Card operating speed after voltage switch sequence (succeed or failed)	CMD6 argument for the selected speed mode
DS, SDR12	0x80FF FF00
HS,SDR25	0x80FF FF01
SDR50	0x80FF FF02
SDR104	0x80FF FF03
DDR50	0x80FF FF04

Table 7. CMD6 data pattern for speed mode selection

- 5. DDR mode, Bus speed mode and ClockDiv mode must be configured after sending CMD6 because the SD card switches to the selected speed mode after sending the 64-bytes of data. Changing the clock and bus mode before sending the command may generate a data read error.
- 6. Configure the DLYB (if needed) using CMD19 for tuning.
- Configure the PWRSAV bit. PWRSAV bit stops the clock when the CPSM and DPSM are in Idle state (no command or data transfer over the bus). Enabling PWRSAV bit before configuring the DLYB causes an error because the SDMMC_CK is stopped.

Example of CMD6 switch with SDR104:


```
errorstate = SDMMC_CmdSwitch(hsd->Instance, SDMMC_SDR104_SWITCH_PATTERN);
   if(errorstate != HAL_OK)
   {
     return errorstate;
}
```

2.4 MMC card initialization

2.4.1 MMC power on and initialization

Find below the synoptic diagram of the MMC card initialization:

Figure 20. Synoptic diagram of MMC initialization



Check the card operating voltage

- 1. Put the MMC card into idle state by sending CMD0.
- 2. Check if the card operating voltage matches by sending CMD1.

AN5200 - Rev 3 page 22/53




Card initialization

- 1. Send CMD2 to get all cards unique identification number.
- 2. Send CMD3 to set the related card address (RCA).
- 3. Send CMD9 to get the card the card specific data (CSD).
- 4. Send CMD13 to check if card is ready.
- 5. Send CMD8 to get the extended card specific data (EXTCSD).

2.4.2 Configure the wide bus operation for MMC card

The flowchart below presents the synoptic diagram of the MMC card bus wide configuration.

Figure 21. MMC card bus wide configuration diagram



AN5200 - Rev 3 page 23/53



The detailed steps to configure the wide bus operation are the following:

1. Send CMD6 to select the speed mode (LC, HS or HS200) and wait until the card is ready using CMD13.

Table 8. CMD6 data pattern for speed mode selection

Card operating speed after voltage switch sequence (succeed or failed)	CMD6 argument for the selected speed mode
Legacy compatible	0x03B9 0000
HS SDR / HS DDR	0x03B9 0100
HS200	0x03B9 0200

2. Send CMD6 to select the bus wide (1-bit, 4-bit, 8-bit) and wait until the card is ready.

Table 9. CMD6 data pattern for speed mode selection

Bus wide	CMD6 argument for the selected bus wide
1-bit data bus	0x03B7 0000
4-bit data bus	0x03B7 0100
8-bit data bus	0x03B7 0200
4-bit data bus (HS DDR)	0x03B7 0500
8-bit data bus (HS DDR)	0x03B7 0800

- 3. Configure the SDMMC registers to select:
 - The clock edge: rising or falling.
 - Power save: enable or disable.
 - Bis width: 1-bit, 4-bit or 8-bit.
 - Hardware flow control: enable or disable.
 - CLK div.
 - Bus speed: enable or disable.
 - DDR mode: enable or disable.

Now the card is ready for data transfer operations.

AN5200 - Rev 3 page 24/53



How to read / write with SDMMC host interface in single / multiple block(s) mode

The configurations illustrated below are the same for Interrupt, IDMA single buffer and IDMA double buffer modes.





Figure 22. Data transfer initialization

Figure 23. Read/write block(s) commands



The following commands are used for read/write multiple/single block

- CMD17: read single block.
- CMD18: read multiple blocks.
- CMD23: write single block.
- CMD24: write multiple blocks.

AN5200 - Rev 3 page 25/53



3.1 Interrupt mode

The read/write flow in Interrupt mode is illustrated below.

Data transfer initialization Reading in Interrupt mode Writing in Interrupt mode Set block size to the card Enable SDMMC interrupts (not supported with HS DDR mode for MMC card) Set block size to the card (not supported with HS DDR mode for Configure the SDMMC registers for MMC card) data transfer Read block(s) commands Write block(s) commands Configure the SDMMC registers for **Enable SDMMC interrupts** data transfer SDMMC IRQ handler

Figure 24. Read/write data in Interrupt mode

Reading in Interrupt mode

- 1. Send the block size to the card using CFinMD16 then configure the SDMMC registers for data transfer:
 - Set the data timeout.
 - Set the data length.
 - Set the data block size.
 - Configure the data transfer direction (from SD/MMC card to host).
 - Configure the data transfer mode block(s).
 - Enable the DPSM.
- 2. Send the Read-command block(s) then enable the interrupts listed in the following table:

Table 10. Interrupts to enable to read in Interrupt mode

SDMMC interrupts enabled	Description
DCRCFAIL	Data CRC check failed
DTIMEOUT	Data timeout
RXOVERR	Received FIFO overrun
DATAEND	Successful end of data transfer
RXFIFOHF	Received FIFO half full

AN5200 - Rev 3 page 26/53



Writing in Interrupt mode

1. Enable the interrupts listed in the following table:

Table 11. Interrupts to enable to write in Interrupt mode

SDMMC interrupts enabled	Description
DCRCFAIL	Data CRC check failed
DTIMEOUT	Data timeout
TXUNDERR	Transfer FIFO underrun
DATAEND	Successful end of data transfer
RXFIFOHF	Transfer FIFO half empty

- 2. Send block size to the card using CMD16 then send the Write-command block(s).
- 3. Configure the SDMMC registers for data transfer:
 - Set the data timeout.
 - Set the data length.
 - Set the data block size.
 - Configure the data transfer direction (from host to SD/MMC card).
 - Configure the data transfer mode block(s).
 - Enable the DPSM.

SDMMC IRQ handler

The IRQ handler reads/writes data from the FIFO whenever the FIFO is half empty or half full, calls the callback functions and manages the data read/write errors. Also it sends the end of data transfer command CMD12 after successful read or write.


AN5200 - Rev 3 page 27/53



3.2 DMA Single-buffer mode

The read/write flow in DMA Single-buffer mode is illustrated below.

Figure 25. Read/write data in DMA Single-buffer mode



AN5200 - Rev 3 page 28/53



Reading in DMA Single-buffer mode

- 1. Configure the SDMMC registers for data transfer:
 - Set the data timeout.
 - Set the data length.
 - Set the data block size.
 - Configure the data transfer direction (from SD/MMC card to host).
 - Configure the data transfer mode block(s).
 - Disable the DPSM.
- 2. Send the block size to the card using CMD16 then enable the interrupts listed in the following table:

Table 12. Interrupts to enable to read in DMA Single-buffer mode

SDMMC interrupts enabled	Description
DCRCFAIL	Data CRC check failed
DTIMEOUT	Data timeout
RXOVERR	Received FIFO overrun
DATAEND	Successful en dof data transfer

- 3. Enable CMDTRANS. The CPSM treats the command as a data transfer command, stops the interrupt period and signals data enable to the DPSM.
- Configure the SDMMC registers to set the buffer base address for the IDMA and enable the IDMA as Singlebuffer mode.
- 5. Send the read command block(s).

Writing in DMA Single-buffer mode

- 1. Send block size to the card using CMD16 then configure the SDMMC registers for data transfer:
 - Set the data timeout.
 - Set the data length.
 - Set the data block size.
 - Configure the data transfer direction (from host to SD/MMC card).
 - Configure the data transfer mode block(s).
 - Disable the DPSM.
- 2. Enable the interrupts listed in the following table:

Table 13. Interrupts to enable to write in DMA Single-buffer mode

SDMMC interrupts enabled	Description
DCRCFAIL	Data CRC check failed
DTIMEOUT	Data timeout
TXUNDERR	Transfer FIFO underrun
DATAEND	Successful end of data transfer

- 3. Enable CMDTRANS.
- Configure the SDMMC registers to set the buffer base address for the IDMA and enable the IDMA as Singlebuffer mode.
- 5. Send the write command block(s).

AN5200 - Rev 3 page 29/53




SDMMC IRQ handler

The IRQ handler calls the callback functions and manages the data read/write errors. It also sends the end of data transfer command CMD12 after successful read or write.

3.3 DMA Double-buffer mode

The read/write flow in DMA Double-buffer mode is illustrated below.

Figure 26. Read/write data in DMA Double-buffer mode



AN5200 - Rev 3 page 30/53



Reading DMA Double-buffer mode

- 1. Configure the SDMMC register for data transfer:
 - Set the data timeout.
 - Set the data length.
 - Set the data block size.
 - Configure the data transfer direction (from SD/MMC card to host).
 - Configure the data transfer mode block(s).
 - Disable the DPSM.
- 2. Send block size to the card using CMD16.
- 3. Enable CMDTRANS.
- 4. Configure the SDMMC register to enable the IDMA as Double-buffer mode.
- 5. Enable the interrupts listed in the following table:

Table 14. Interrupts to enable to read in DMA Double-buffer mode

SDMMC interrupts enabled	Description
DCRCFAIL	Data CRC check failed
DTIMEOUT	Data timeout
RXOVERR	Received FIFO overrun
DATAEND	Successful end of data transfer
IDMATE	IDMA transfer error
IDMABTC	IDMA buffer transfer complete

6. Send the read command block(s).

AN5200 - Rev 3 page 31/53



Writing in DMA Double-buffer mode

- 1. Send block size to the card using CMD16.
- 2. Configure the SDMMC registers for data transfer:
 - Set the data timeout.
 - Set the data length.
 - Set the data block size.
 - Configure the data transfer direction (from host to SD/MMC card).
 - Configure the data transfer mode block(s).
 - Disable the DPSM.
- 3. Enable CMDTRANS.
- 4. Configure the SDMMC registers to enable the IDMA as Double-buffer mode.
- 5. Enable the interrupts listed in the following table:

Table 15. Interrupts to enable to write in DMA Double-buffer mode

SDMMC interrupts enabled	Description
DCRCFAIL	Data CRC check failed
DTIMEOUT	Data timeout
TXUNDERR	Transfer FIFO underrun
DATAEND	Successful end of data transfer
IDMATE	IDMA transfer error
IDMABTC	IDMA buffer transfer complete

6. Send the write command block(s).

SDMMC IRQ handler

The IRQ handler calls the callback functions and manages the data read/write errors. It also sends the end of data transfer command CMD12 after successful read or write.

Th next figure illustrates an IDMA Double-buffer mode example of writing 25 Mo of data in one transaction with IDMA Double-buffer mode. The full application example is available in STM32Cube_FW_H7_V1.2.0

AN5200 - Rev 3 page 32/53






Figure 27. IDMA Double-buffer mode example

3.4 IDMA Linked List mode

In linked list mode, a series of data transfer requests are organized in a linked-list format. Each entry points to the next data block to be transferred, and the initial configuration of the linked list is programmed directly into the SDMMC registers by firmware. This defines the starting point and sequence of data transfers, and allows for data transfer configurations that adapt to varying data sizes and types, as well as reducing the CPU load. Refer to Section 1.3.2: AHB interface for more details.

The read/write in IDMA Linked List mode is simplified in the steps below:

- 1. SDMMC initialization
- 2. Linked list node creation
- 3. Set the IDMABASER and IDMABSIZE registers for write/read address range operation
- 4. Initialize the DCTRL register
- 5. Configure the SD DPSM
- 6. Initiate read/write Multi Block command
- 7. Enable SDMMC interrupts

Table 16. Interrupts to enable to write in IDMA Linked list mode

SDMMCinterrupts enabled	Description
DCRCFAIL	CRC error inthe received data during a read or write operation
DTIMEOUT	Timeout error duringdata transfer
TXUNDERR	Buffer underrun duringdata transmission

AN5200 - Rev 3 page 33/53



SDMMCinterrupts enabled	Description
RXOVERR	Buffer overrun duringdata reception
DATAEND	End of data transfer
IDMABTC	Completion of abuffer transfer in IDMA mode

AN5200 - Rev 3 page 34/53



4 How to read/write with SDMMC host interface using file system FATFS

Data can be transferred from SD card using file system FATFS in Polling, Interrupt and DMA modes. The following example (available in **STM32Cube_FW_H7**) describes how to create, write and then read a text document in DMA Single-buffer mode with SDMMC on STM32H743I-EVAL board.

4.1 Imported project files for file system management with SDMMC

In this Example, middleware and BSP files are added to the project for FATFS functions and in order to facilitate the configuration.



Figure 28. Middleware files tree

The middleware files contain the FATFS files **diskio.c**, **ff.c** and **ff_gen_drv.c**; and the driver file **sd_diskio_dma.c** .

The user can chose the data transfer mode (Interrupt, DMA, and Polling) by modifying or changing the **sd_diskio_dma.c** file. It contains the functions for SD initialization, read and write called from the BSP files.



Figure 29. BSP files tree

The user needs to select the BSP files depending on the board (as an example here the STM32H743I-EVAL board) the BSP files contain a set of functions needed to manage the IO pins. User can also integrate his own BSP files.


AN5200 - Rev 3 page 35/53



4.2 File system example

The following chart illustrates the description of a file system example.

Figure 30. File system example



AN5200 - Rev 3 page 36/53



5 SDMMC host interface and hardware flow control

The hardware flow control functionality is used to avoid FIFO underrun (TX mode) and overrun (RX mode) errors. The SDMMC_hclk must respect the following relation:

 $SDMMC_hclk > ((3x bus width / 32) x SDMMC_CK).$

When enabling the hardware flow control, SDMMC_hclk can be a slightly reduced, this action does not cause a data error but it reduces the SDMMC data speed transfer.

As an example of transferring data in DMA mode with *CPU clock frequency = SDMMC_hclk = 37.5 MHz*, when enabling the hardware flow control the clock frequency can reach *SDMMC_hclk = 20 MHz* but the data speed transfer is reduced by 33%.

Note:

Hardware flow control shall only be used when the SDMMC_Dn data is cycle-aligned with the SDMMC_CK. Whenever the sdmmc_fb_ck from the DLYB delay block is used (such as in the case of SDR104 mode with a t_{OP} and D_{tOP} delay > 1 cycle), hardware flow control can **not** be used. Refer to the device's datasheet for more information.

AN5200 - Rev 3 page 37/53



6 How to enable the DLYB

6.1 DLYB enabling use case presentation

The DLYB is used to tune the sampling clock on the received data. When transferring data in high speed, a data read error may be prevented by enabling the DLYB.

6.2 DLYB enabling use case configuration

The DLYB can be configured with two different methods; each method has its own advantages compared to the other:

- Without tuning command: the advantage is that it take less time to be configured.
- With tuning command: the advantage is that there are less chances to face a data transfer error.

6.2.1 DLYB configuration without tuning command

To configure DLYB without tuning command, select the DLYB feedback clock as input clock and then enable the delay block. See an example below:


```
/*select the DLYB feedback clock as input clock*/
    MODIFY_REG(hsd->Instance->CLKCR, SDMMC_CLKCR_SELCLKRX, SDMMC_CLKCR_SELCLKRX_1);
    /*Enable the DLYB*/
    DelayBlock Enable(DLYB SDMMC1);
```

AN5200 - Rev 3 page 38/53



The following diagram shows the steps to enable the delay block function:

Figure 31. Delay block configuration



AN5200 - Rev 3 page 39/53




6.2.2 DLYB configuration with tuning command

See below an example on how to configure DLYB with tuning command:

```
uint32 t sel=0;
      /*select the DLYB feedback clock as input clock*/
      MODIFY REG(hsd->Instance->CLKCR, SDMMC CLKCR SELCLKRX, SDMMC CLKCR SELCLKRX 1 /
*SDMMC CLKCR SELCLKRX 1*/);
      /*Enable DLYB with sel = 0 and start tuning proceedure.repeat with updating the value
of sel until sel = 13 or tuning succeeded */
      while (sel!=13)
        DelayBlock_Enable(DLYB SDMMC1, sel);
       errorstate = tuning(hsd);
      if(errorstate == HAL OK)
      return errorstate;
        sel++;
      /* in case tuning didnt succeed with each selected phase (sel = 13) disable dlyb and
select the SDMMC CKIN */
      DelayBlock_Disable(DLYB_SDMMC1);
     MODIFY REG(hsd->Instance->CLKCR, SDMMC CLKCR SELCLKRX, SDMMC CLKCR SELCLKRX 0/
*SDMMC CLKCR SELCLKRX 0*/);
```

The following diagram shows the steps to enable DLYB with tuning command:

Figure 32. DLYB configuration with tuning command



AN5200 - Rev 3 page 40/53



The process starts with SEL = 0, then follow the next steps:

- 1. Select the sdmmc_fb_ck as input clock.
- 2. Start the DLYB line length configuration procedure, when the delay line length is configured to one input clock period, select the output clock phase value SEL.
- 3. Start the tuning process: send CMD19, for tuning it returns 64 bytes of data.
- 4. Check data CRC error:
 - If no data CRC error occurred, DLYB was enabled successfully
 - If a data CRC error occurred, reconfigure the DLYB with another clock phase value until the tuning process succeed or until tuning was tested with all clock phases selection value [0..12] then disable the DLYB and keep the old configuration of input clock.

AN5200 - Rev 3 page 41/53




7 SDMMC host interface and MDMA

7.1 Transfer data from SD card to DTCM memory with SDMMC and MDMA

The following example describes how to configure the MDMA to transfer the data received successfully by the SDMMC to DTCM memory using end of data transfer trigger.


Figure 33. MDMA and SDMMC end of data trigger example



7.2 Configure the MDMA to enable data transfer with the SDMMC

The following example describes how to configure the MDMA to configure the SDMMC registers to enable data transfer in DMA Single-buffer mode without any CPU action and using the Linked-list mode.

Figure 34. MDMA and SDMMC Linked-list mode example




AN5200 - Rev 3 page 42/53



8 How to enable Normal-boot mode from an MMC card

The following example describes how to execute Normal-boot mode from a multimedia card.

Figure 35. MMC card Normal-boot mode example



8.1 Write data in the boot partition of the MMC card

After initializing the MMC card, access the boot partition by sending CMD6 with one of the arguments shown in the table below to write boot code to it. CMD6 is used to configure the MMC EXTCSD.

Table 17. Partitions selected to write into and their CMD6 arguments

Partition selected to write into boot code	Argument for CMD6
User partition	0x03B3 0000
Boot partition 1	0x03B3 0100
Boot partition 2	0x03B3 0200

For this example's purposes we chose boot partition 1.

So in order to write data in the boot partition of the MMC card:

- 1. Access the boot partition and wait until the card is ready.
- 2. Erase the boot partition and write data to it and wait until the card is ready.

AN5200 - Rev 3 page 43/53



8.2 Configure the MMC card boot bus

- 1. Enable boot acknowledgment and configure the MMC card to boot from the desired boot partition (boot partition 1) and wait until MMC card is ready.
 - CMD 6 boot acknowledgment argument selection: 0x03B3 4000

Table 18. Partitions selected for boot and their CMD6 arguments

Partition selection for boot	Argument for CMD6
User partition	0x03B3 0800
Boot partition 1	0x03B3 1000
Boot partition 2	0x03B3 3000

2. Configure the bus width for boot mode:

Table 19. MMC boot bus widths and their CMD6 arguments

Bus width selected for boot	Argument for CMD6
1-bit	0x03B1 0000
4-bit	0x03B1 0100
8-bit	0x03B1 0200

3. Configure the speed mode for boot.

Table 20. MMC speed modes selected for boot and their CMD6 arguments

Bus width selected for boot ⁽¹⁾	Argument for CMD6
Legacy compatible	0x03B1 0000
HS SDR	0x03B1 0800
HS DDR	0x03B1 1000

- 1. HS200 is not supported for boot mode
- 4. Preserve or reset bus configuration after boot.

Table 21. Bus configuration after boot and their CMD6 arguments

Bus configuration after boot	Argument for CMD6
Preserve	0x03B1 0000
Reset	0x03B1 0400

After all those steps, the MMC card is configured and ready for boot mode.

AN5200 - Rev 3 page 44/53



8.3 Configure the SDMMC to start Normal-boot mode

The following procedure is an example of SDMMC configuration for Normal-boot mode using the Single-buffer DMA mode.




Figure 36. SDMMC configuration for Normal-boot mode

AN5200 - Rev 3 page 45/53



- 1. Send CMD0 with argument = 0xF0F0F0F0 to reset the MMC card to pre-idle state.
- 2. Wait 74 SDMMC_CK cycles.
- 3. Reset the DTCTRL register.
- 4. Configure the DPSM:
 - Enable BOOTACKEN.
 - Set the acknowledgement timeout and the data timeout (SDMMC_ACKTIMER and SDMMC_DTIMER).
 - Set the data block size and the data length.
 - Set the transfer direction (from MMC card to SDMMC).
 - Set the transfer mode as block mode.
 - Disable the DPSM.
- 5. Enable the following interrupts:

Table 22. Interrupts to enable to configure SDMMC to start Normal-boot mode

SDMMC interrupts enabled	Description
ACKTIMEOUT	Boot acknowledgement timeout
ACKFAIL	Boot acknowledgement check fail
DCRCFAIL	Data CRC check failed
CMDSENT	Command sent
RXOVERR	Received FIFO overrun
DATAEND	Successful end of data transfer

- 6. Enable the IDMA for Single-buffer transfer mode then configure the CPSM:
 - Select the Normal-boot mode.
 - Enable boot mode (BOOTEN = 1).
 - Enable the CPSM.

SDMMC IRQ handler

The IRQ handler manages the errors. It disables the BOOTEN bit after the data end flag is set.

If CMDSENT flag is set and the MMC card has exited boot mode, it clears the flag and calls the callback function.

8.3.1 Compare the written and the received data

After receiving data with Normal-boot mode, compare both of the written and the received data to confirm that they match.

AN5200 - Rev 3 page 46/53



9 Conclusion

The enhanced SDMMC host interface integrated in STM32 devices (example STM32H7 series), offers multiple different features allowing user to select the best configuration for his application. The SDMMC host interface supports multiple different memory devices with a very high-speed data transfer. This application note demonstrates the STM32H7 Series SDMMC host interface performances and its flexibility. The user of this interface allows to extended storage memory, and thanks to ecosystem it allow to lower development costs and fasten the time to market.

AN5200 - Rev 3 page 47/53



Revision history

Table 23. Document revision history

Date	Version	Changes
26-Nov-2018	1	Initial release.
05-Mar-2024	2	Updates: Section Introduction Section 1: SDMMC host interface Section 1.1: STM32H743/753 SDMMC host-interface integration Section 1.3.2: AHB interface Section 1.4: SDMMC host-interface differences between STM32F7 Series and STM32H7 Series Section 2.1.1: SDMMC host interface GPIO configuration using STM32CubeMX Section 2.1.3: SDMMC host interface parameters configuration using STM32CubeMx
25-Jun-2025	3	Updated Section Introduction Table 1. SDMMC supported speed modes Section 1.1: STM32H743/753 SDMMC host-interface integration including: Figure 1. SDMMC1 and SDMMC2 internal connections Table 2. SDMMC1 and SDMMC2 main features Added Section 1.2: STM32H7R/S SDMMC host-interface integration Section 3.4: IDMA Linked List mode

AN5200 - Rev 3 page 48/53



Contents

1	SDN	IMC hos	st interface	2			
	1.1	STM32	2H743/753 SDMMC host-interface integration	3			
	1.2	STM32	2H7R/S SDMMC host-interface integration	6			
	1.3	SDMN	MC host-interface block diagram	8			
		1.3.1	Adapter interface	9			
		1.3.2	AHB interface	9			
	1.4	SDMN	MC host-interface differences between STM32F7 Series and STM32H7 Series .	12			
2	SDN	SDMMC host interface initialization with SD and MMC cards					
	2.1	Initiate	SDMMC host interface configuration using STM32CubeMx	13			
		2.1.1	SDMMC host interface GPIO configuration using STM32CubeMX	13			
		2.1.2	SDMMC host interface clock configuration using STM32CubeMx	14			
		2.1.3	SDMMC host interface parameters configuration using STM32CubeMx	15			
	2.2		SDMMC host interface configuration				
	2.3	SD car	rd initialization	20			
		2.3.1	SD power on and initialization	20			
		2.3.2	Configure the wide bus operation for SD card	21			
	2.4	MMC o	card initialization	22			
		2.4.1	MMC power on and initialization				
		2.4.2	Configure the wide bus operation for MMC card	23			
3	How	to reac	d / write with SDMMC host interface in single / multiple block(s) mod	le25			
	3.1	Interru	pt mode	26			
	3.2	DMA S	Single-buffer mode	28			
	3.3	DMA D	Double-buffer mode	30			
	3.4	IDMA I	Linked List mode	33			
4	How	to reac	d/write with SDMMC host interface using file system FATFS	35			
	4.1	Import	ed project files for file system management with SDMMC	35			
	4.2	File sy	stem example	36			
5	SDN	IMC hos	st interface and hardware flow control	37			
6	How	to enal	ble the DLYB	38			
	6.1	DLYB	enabling use case presentation	38			
	6.2	DLYB	enabling use case configuration	38			
		6.2.1	DLYB configuration without tuning command				
		6.2.2	DLYB configuration with tuning command	40			
7	SDN	IMC hos	st interface and MDMA	42			

AN5200 - Rev 3



	7.1	Transfer data from SD card to DTCM memory with SDMMC and MDMA	42
	7.2	Configure the MDMA to enable data transfer with the SDMMC	42
8	How	to enable Normal-boot mode from an MMC card	43
	8.1	Write data in the boot partition of the MMC card	43
	8.2	Configure the MMC card boot bus	44
	8.3	Configure the SDMMC to start Normal-boot mode	45
		8.3.1 Compare the written and the received data	46
9	Con	clusion	47
Rev	ision	history	48



List of tables

Table 1.	SDMMC supported speed modes	. 2
Table 2.	SDMMC1 and SDMMC2 main features	. 5
Table 3.	SDMMC main features	. 7
Table 4.	SDMMC internal input/output signals	. 8
Table 5.	SDMMC pins	. 8
Table 6.	SDMMC differences between STM32F7 Series and STM32H7 Series	12
Table 7.	CMD6 data pattern for speed mode selection	22
Table 8.	CMD6 data pattern for speed mode selection	24
Table 9.	CMD6 data pattern for speed mode selection	24
Table 10.	Interrupts to enable to read in Interrupt mode	26
Table 11.	Interrupts to enable to write in Interrupt mode	27
Table 12.	Interrupts to enable to read in DMA Single-buffer mode	29
Table 13.	Interrupts to enable to write in DMA Single-buffer mode	29
Table 14.	Interrupts to enable to read in DMA Double-buffer mode	31
Table 15.	Interrupts to enable to write in DMA Double-buffer mode	32
Table 16.	Interrupts to enable to write in IDMA Linked list mode	33
Table 17.	Partitions selected to write into and their CMD6 arguments	43
Table 18.	Partitions selected for boot and their CMD6 arguments	44
Table 19.	MMC boot bus widths and their CMD6 arguments	44
Table 20.	MMC speed modes selected for boot and their CMD6 arguments	44
Table 21.	Bus configuration after boot and their CMD6 arguments	44
Table 22.	Interrupts to enable to configure SDMMC to start Normal-boot mode	46
Table 23.	Document revision history	48



List of figures

Figure 1.	SDMMC1 and SDMMC2 internal connections	. 3
Figure 2.	SDMMC and the delay block (DLYB)	
Figure 3.	Triggers for MDMA and SDMMC1	. 4
Figure 4.	Voltage switch transceiver	
Figure 5.	SDMMC internal connection in the STM32H7R/S	. 6
Figure 6.	SDMMC block diagram	. 8
Figure 7.	IDMA single-buffer and double-buffer channel modes	10
Figure 8.	Linked list content and IDMA behavior	11
Figure 9.	SDMMC pins configuration with STM32CubeMX	
Figure 10.	sdmmc_ker_ck configuration with STM32CubeMx	14
Figure 11.	sdmmc_ker_ck source clock selection with STM32CubeMx	14
Figure 12.	SDMMC parameters configuration with STM32CubeMx	15
Figure 13.	SDMMC global interrupt configuration with STM32CubeMx	16
Figure 14.	SDMMC FATFS configuration with STM32CubeMx	17
Figure 15.	MDMA end of data configuration with STM32CubeMx	18
Figure 16.	Synoptic diagram of SDMMC initialization	18
Figure 17.	Source clock for sdmmc1/2_ker_ck	
Figure 18.	SD card power on and initialization diagram	20
Figure 19.	SD card bus wide configuration diagram	21
Figure 20.	Synoptic diagram of MMC initialization	22
Figure 21.	MMC card bus wide configuration diagram	23
Figure 22.	Data transfer initialization	25
Figure 23.	Read/write block(s) commands	25
Figure 24.	Read/write data in Interrupt mode	26
Figure 25.	Read/write data in DMA Single-buffer mode	28
Figure 26.	Read/write data in DMA Double-buffer mode	30
Figure 27.	IDMA Double-buffer mode example	33
Figure 28.	Middleware files tree	35
Figure 29.	BSP files tree	35
Figure 30.	File system example	36
Figure 31.	Delay block configuration	39
Figure 32.	DLYB configuration with tuning command	40
Figure 33.	MDMA and SDMMC end of data trigger example	42
Figure 34.	MDMA and SDMMC Linked-list mode example	42
Figure 35.	MMC card Normal-boot mode example	43
Figure 36	SDMMC configuration for Normal-boot mode	45



IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2025 STMicroelectronics – All rights reserved

AN5200 - Rev 3 page 53/53