

## Migrating from STM32WB3x/5x to STM32WB3x/5x MCUs microcontrollers

### Introduction

For designers of STM32 microcontroller applications, the ability to replace one microcontroller smoothly with another from the same product family is an important asset. Migrating an application to a different microcontroller is often necessary when product requirements grow. This puts extra demand on memory size, or increases the number of I/Os. Cost reduction is another motivation to switch to smaller components and shrink the PCB area.

This document analyzes the key steps required for migration between STM32WB30/35/50/55 microcontrollers. These are: hardware, peripheral availability, firmware, security, and tools. For a full understanding of the information in this application note, the end user must be familiar with STM32WB30/35/50/55 microcontrollers see documents [R1](#), [R2](#), [R6](#), [R7](#).

**Table 1. Applicable products**

Type	Part numbers
Microcontrollers	STM32WB30CE, STM32WB35CC, STM32WB35CE, STM32WB50CG, STM32WB55CC, STM32WB55CE, STM32WB55CG, STM32WB55RC, STM32WB55RE, STM32WB55RG, STM32WB55VC, STM32WB55VE, STM32WB55VG, STM32WB55VY

## 1 General information

This document applies to STM32WB30/35/50/55 microcontrollers, based on Arm® Cortex® cores.

*Note:* Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.



**Table 2. Reference documents and tools**

Available at [www.st.com](http://www.st.com).

Reference	Document ID	Title
R1	RM0434I	Multiprotocol wireless 32-bit MCU Arm®-based Cortex®-M4 with FPU, Bluetooth® Low Energy and 802.15.4 radio solution
R2	DS11929	Multiprotocol wireless 32-bit MCU Arm®-based Cortex®-M4 with FPU, Bluetooth® 5 and 802.15.4 radio solution
R3	-	STM32CubeMX: video
R4	AN5185	ST firmware upgrade services for STM32WB Series
R5	AN5105	Getting started with touch sensing control on STM32 microcontrollers
R6	ES0394	STM32WB55xx/STM32WB35Cx device errata
R7	ES0492	STM32WB50CG/30CE device errata
R8	DS13047	Multiprotocol wireless 32-bit MCU Arm®-based Cortex®-M4 with FPU, Bluetooth® Low Energy or 802.15.4 radio solution
R9	RM0471	Multiprotocol wireless 32-bit MCU Arm®-based Cortex®-M4 with FPU, Bluetooth® or 802.15.4 radio solution

## 2 Hardware migration

This section presents a summary of the main hardware differences.

### 2.1 Package overview

The table below details the available packages for STM32WB30/35/50/55 microcontrollers.

**Table 3. Package information**

Package <sup>(1) (2)</sup>	Number of pins	STM32WB55	STM32WB35	STM32WB50	STM32WB30	Part numbers
UFQFPN48	48	X	X	X	X	STM32WB55CxU STM32WB35CxU STM32WB50CGU STM32WB30CEU
VFQFPN68	68	X	-	-	-	STM32WB55RxV
WLCSP100	100	X	-	-	-	STM32WB55VxY
UFBGA129	129	X	-	-	-	STM32WB55VxQ

1. "x" = available, "-" = device is not produced with this package.
2. In UFQFPN48 for ST32WB5x there is excessive current on  $V_{DDA}$  or  $V_{DD}$  when  $V_{DD}$  level is different from  $V_{DDA}$  level. This limitation should be taken into account when migrating from STM32WB1x to STM32WB5x and vice versa or from package to another one- see R6 and R7

### 2.2 RF performance

STM32WB30/35/50/55 microcontrollers embed a powerful and ultra-low power radio compliant with Bluetooth® Low Energy stack and with IEEE 802.15.4- 2011.

**Table 4. Bluetooth low energy on-air data rate**

Bluetooth low energy on-air data rate	STM32WB55	STM32WB35	STM32WB50	STM32WB30
2 Mbit/s	X	X	-	-
1 Mbit/s	X	X	X	X

*Note:* For more details regarding RF electrical characteristics refer to R2.

### 2.3 Pinout differences


STM32WB30/35/50/55 microcontrollers have different packages, therefore migration requires a particular attention regarding GPIOs and their associated alternate functions. The pin-to-pin compatible devices are listed below (for other packages refer to R2).

- STM32WB55 in UFQFPN48 package is pin-to-pin compatible with STM32WB35 in UFQFPN48 package.
- STM32WB50 in UFQFPN48 package is pin-to-pin compatible with STM32WB30 in UFQFPN48 package.

## 2.4 Clock tree

The clock tree for STM32WB35 and STM32WB55 is the same. For more details refer to Figure 1.


Figure 1. STM32WB55 and STM32WB35 clock tree



Note: The LCD is not available on STM32WB35xx devices.

The clock tree for STM32WB30 and STM32WB50 is the same. For more details refer to the figure below.

Figure 2. STM32WB50 and STM32WB30 clock tree



### 3 Peripheral migration

The table below summarizes the peripheral compatibility and features changes when migrating between STM32WB30/35/50/55 microcontrollers.

**Table 5. Peripheral compatibility and features on STM32WB30/35/50/55**

Peripheral / Features	STM32WB55				STM32WB35	STM32WB50	STM32WB30
	UFQFPN48	VFQFPN68	WLCSP100	UFBGA129	UFQFPN48	UFQFPN48	UFQFPN48
Bluetooth 5	Yes				Yes	Yes	Yes
IEEE 802.15.4	Yes				Yes	Yes	Yes
Concurrent mode	Yes				No	No	No
Dual core CPU (Cortex-M4 and Cortex-M0+)	Yes				Yes	Yes	Yes
Flash memory	Up to 1 Mbyte				Up to 512 Kbytes	1 Mbyte	512 Kbytes
SRAM	Up to 256 Kbytes				96 Kbytes	128 Kbytes	96 Kbytes
QUADSPI	1				1	0	0
DMA	2 (14 channels)	2 (14 channels)	2 (14 channels)	2 (14 channels)	2 (14 channels)	1 (7 channels)	1 (7 channels)
16-bit advanced timer TIM1	1				1	1	1
32-bit general purpose timers TIM2	1				1	1	1
16-bit general purpose timers TIM16/TIM17	2				2	2	2
16-bit low-power timer LPTIM1/LPTIM2	2				2	2	2
Watchdog timer	2				2	2	2
SysTick timer	1				1	1	1
SPI	1	2	2	2	1	1	1
I <sup>2</sup> C (inter-integrated circuit)	2				2	1	2
USART (can be used as SPI)	1				1	1	1
LPUART	1				1	No	No
SAI (serial audio interface)	1 (dual channel)				1 (dual channel)	No	No
USB FS	1				1	No	No
RTC	1				1	1	1
Tamper pins	1	3	3	3	1	1	1
Wakeup pins	2	5	5	5	2	2	2
LCD (COMxSEG)	Yes (4 × 13)	Yes (4 × 28)	Yes (8 × 40 or 4 × 44)	Yes (8 × 40 or 4 × 44)	No	No	No
GPIOs	30	49	72	72	30	30	30
TSC (capacitive touch sensing)	No	6	18	18	No	No	No
12-bit ADC	13 channels	19 channels	19 channels	19 channels	13 channels	10 channels	13 channels

Peripheral / Features	STM32WB55				STM32WB35	STM32WB50	STM32WB30
	UFQFPN48	VFQFPN68	WLCSP100	UFBGA129	UFQFPN48	UFQFPN48	UFQFPN48
Internal Vref	Yes				Yes	Yes	Yes
Analog comparator (COMP)	2				2	No	No
Max CPU frequency	64 MHz				64 MHz	64 MHz	64 MHz
JTAG/SW-DP	1 / 1				1 / 1	0 / 1	0 / 1
ETM	Yes				No	No	No
PLL	2				1	1	1
Operating temperature range 1	-40 to +85 °C				-40 to +85 °C	-10 to +85 °C	-10 to +85 °C
Operating temperature range 2	-40 to +105 °C				-40 to +105 °C	No	No
Operating voltage	1.71 to 3.6 V				1.71 to 3.6 V	2.0 to 3.6 V	2.0 to 3.6 V
SMPS	Yes				Yes	No	No

## 3.1 Hardware changes description

This section provides further details regarding the modified or suppressed features during the migration process between STM32WB30/35/50/55 microcontrollers.

### 3.1.1 Flash memory mapping

Different Flash memory sizes are available according to the package selected, for more information refer to the table below.

**Table 6. Flash memory sizes and their mapping**

Device	Flash memory size (Kbytes)	Mapping addresses	Description
STM32WB55	256, 512, 1024	0x0800 0000 – 0x080F FFFF	The Flash memory start addresses are the same for all STM32WB30/35/50/55 microcontrollers.
STM32WB50	1024	0x0800 0000 – 0x080F FFFF	
STM32WB35	256, 512	0x0800 0000 – 0x0807 FFFF	
STM32WB30	512	0x0800 0000 – 0x0807 FFFF	

### 3.1.2 SRAM mapping

As shown in the table below the SRAM1 density of STM32WB35 and STM32WB30 is reduced compared with, respectively, STM32WB55 and STM32WB50.

**Table 7. SRAM sizes and their mapping**

Device	SRAM <sup>(1)</sup>	Size (Kbytes)	Mapping addresses	STM32WB5x versus STM32WB3x
STM32WB55	SRAM1	64/192 <sup>(2)</sup>	0x2000 0000 - 0x2002 FFFF	<ul style="list-style-type: none"> <li>SRAM1 size can be reduced from 192 to 32 Kbytes and starts at the same address on STM32WB55 and STM32WB35.</li> </ul>
	SRAM2a	32	0x2003 0000 - 0x2003 7FFF	
	SRAM2b	32	0x2003 8000 - 0x2003 FFFF	
	Total: 128/256			
STM32WB35	SRAM1	32	0x2000 0000 - 0x2000 7FFF	<ul style="list-style-type: none"> <li>SRAM2a and SRAM2b have the same size and start at the same address on STM32WB55 and STM32WB35.</li> </ul>
	SRAM2a	32	0x2003 0000 - 0x2003 7FFF	
	SRAM2b	32		
	Total: 96			
STM32WB50	SRAM1	64	0x2000 0000 - 0x2000 FFFF	<ul style="list-style-type: none"> <li>SRAM1 size is reduced from 64 to 32 Kbytes and starts at the same address on STM32WB50 and STM32WB30.</li> </ul>
	SRAM2a	32	0x2003 0000 - 0x2003 7FFF	
	SRAM2b	32	0x2003 8000 - 0x2003 FFFF	
	Total: 128			
STM32WB30	SRAM1	32	0x2000 0000 - 0x2000 7FFF	<ul style="list-style-type: none"> <li>SRAM2a and SRAM2b have the same size and start at the same address on STM32WB50 and STM32WB30.</li> </ul>
	SRAM2a	32	0x2003 0000 - 0x2003 7FFF	
	SRAM2b	32	0x2003 8000 - 0x2003 FFFF	
	Total: 96			

1. SRAM2a is retained in standby mode for all products.

2. There are two possible configurations, according to the device part number.



### 3.1.3 Peripheral migration compatibility

This section presents a complete view of the number of peripherals available when migrating between STM32WB30/35/50/55 microcontrollers. For more details regarding electrical characteristics refer to [R2](#).

**Table 8. Peripheral compatibility analysis**

Peripheral	STM32WB55				STM32WB35	STM32WB50	STM32WB30
	UFQFPN48	VFQFPN68	WLCSP100	UFBGA129	UFQFPN48	UFQFPN48	UFQFPN48
QUADSPI	1	1	1	1	1	0	0
DMA (7 channels)	2	2	2	2	2	1	1
SPI	1	2	2	2	1	1	1
I <sup>2</sup> C (inter-integrated circuit)	2	2	2	2	2	1	1
SAI (serial audio interface)	1	1	1	1	1	0	0
LPUART <sup>(1)</sup>	1	1	1	1	1	0	0
USB <sup>(2)</sup>	1	1	1	1	1	0	0
ADC <sup>(3)</sup>	1 × 13 channels	1 × 19 channels	1 × 19 channels	1 × 19 channels	1 × 13 channels	1 × 13 channels	1 × 13 channels
COMP	2	2	2	2	2	0	0
GPIOs <sup>(4)</sup>	30	49	72	72	30	30	30
TSC <sup>(5)</sup>	0	6	18	18	0	0	0
LCD <sup>(6)</sup>	4 × 13	4 × 28	8 × 40 or 4 × 44	8 × 40 or 4 × 44	0	0	0
Tamper pins	1	3	3	3	1	1	1
JTAG/SWD	1 / 1	1 / 1	1 / 1	1 / 1	1 / 1	1 / 1	1 / 1
ETM (embedded trace macrocell)	No	No	Yes	Yes	No	No	No
PLL (phase-locked loop)	2	2	2	2	2	1	1

1. No LPUART on STM32WB50 and STM32WB30 microcontrollers.

2. No USB on STM32WB50 and STM32WB30 microcontrollers.

3. For the ADC sampling rate refer to [Table 9](#).

4. STM32WB30/35/50/55 microcontrollers in UFQFPN48 package are pin-to-pin compatible.

5. Number of keys including the shield that can be driven with the TSC peripheral. For more information about TSC and connection of sensors refer to [R5](#).

6. LCD is not available on STM32WB35, STM32WB50 and STM32WB30 microcontrollers.

**Table 9. ADC sampling rate**

AD sampling rate (Mbit/s)						
Sampling rate resolution	STM32WB55		STM32WB35		STM32WB50	STM32WB30
	Fast channels	Slow channels	Fast channels	Slow channels		
12 bits	4.26	3.36	4.26	3.36	2.13	2.13
10 bits	4.92	4.00	4.92	4.00	2.46	2.46
8 bits	5.81	4.57	5.81	4.57	2.91	2.91
6 bits	7.11	7.11	7.11	7.11	3.55	3.55

## 4 Software migration

This section gives an overview of the possible use-cases, and information on the available free memory space for Flash memory and SRAM when implementing the different scenarios.

The wireless stack and the application firmware can be upgraded over-the-air (OTA feature).

### 4.1 Memory density

**Table 10. Flash memory and SRAM density**

Footprint (Kbytes)	STM32WB55				STM32WB35		STM32WB50	STM32WB30
	Density 1	Density 2	Density 3	Density 4	Density 1	Density 2		
Flash memory	256	512	640	1024	256	512	1024	512
SRAM1	64	192	192	192	32	32	64	32
SRAM2a	32	32	32	32	32	32	32	32
SRAM2b	32	32	32	32	32	32	32	32

## 4.2 Memory space availability

The following tables give the free memory space available after implementing each scenario (a dash indicates that the device is not supported). The values (expressed in Kbytes) are estimated and can change according to the scenario and the code used by Cortex-M0+.

**Table 11. STM32WB55 free memory space by density, without OTA**

STM32WB_Copro_Wireless_Binaries FW1.16.0	Density 1				Density 2				Density 3				Density 4			
	Flash <sup>(1)</sup>	SRAM1	SRAM2a	SRAM2b	Flash <sup>(1)</sup>	SRAM1	SRAM2a	SRAM2b	Flash <sup>(1)</sup>	SRAM1	SRAM2a	SRAM2b	Flash	SRAM1	SRAM2a	SRAM2b
stm32wb5x_BLE_Stack_full_extended_fw	71	64	2	10	327	192	2	10	455	192	2	10	791	192	2	10
stm32wb5x_BLE_Stack_full_fw	107	64	10	15	363	192	10	15	491	192	10	15	827	192	10	15
stm32wb5x_BLE_Stack_light_fw	135	64	18	13	391	192	18	13	519	192	18	13	855	192	18	13
stm32wb5x_BLE_HCILayer_extended_fw	155	64	9	25 <sup>(2)</sup>	411	192	9	25 <sup>(2)</sup>	539	192	9	25 <sup>(2)</sup>	875	192	9	25 <sup>(2)</sup>
stm32wb5x_BLE_HCILayer_fw	179	64	19	25 <sup>(2)</sup>	435	192	19	25 <sup>(2)</sup>	563	192	19	25 <sup>(2)</sup>	899	192	19	25 <sup>(2)</sup>
stm32wb5x_BLE_HCI_AdvScan_fw	221	64	23	25 <sup>(2)</sup>	477	192	23	25 <sup>(2)</sup>	605	192	23	25 <sup>(2)</sup>	941	192	23	25 <sup>(2)</sup>
stm32wb5x_BLE_LLD_fw	230	64	31	16	486	192	31	16	614	192	31	16	950	192	31	16
stm32wb5x_Thread_FTD_fw	-	-	-	-	71	144	4	0	199	144	4	0	535	144	4	0
stm32wb5x_Thread_MTD_fw	-	-	-	-	156	156	4	0	284	156	4	0	620	156	4	0
stm32wb5x_Thread_RCP_fw	176	64	4	0	432	192	4	0	560	192	4	0	896	192	4	0
stm32wb5x_Zigbee_FFD_fw	-	-	-	-	185	192	4	0	313	192	4	0	649	192	4	0
stm32wb5x_Zigbee_RFD_fw	-	-	-	-	244	192	4	0	372	192	4	0	708	192	4	0
stm32wb5x_BLE_Mac_fw	22	64	23	23 <sup>(2)</sup>	278	192	23	23 <sup>(2)</sup>	406	192	23	23 <sup>(2)</sup>	742	192	23	23 <sup>(2)</sup>
stm32wb5x_BLE_Thread_static_fw	-	-	-	-	-	-	-	-	39	144	4	0	375	144	4	0
stm32wb5x_BLE_Thread_dynamic_fw	-	-	-	-	-	-	-	-	31	144	4	0	367	144	4	0
stm32wb5x_BLE_Zigbee_FFD_static_fw	-	-	-	-	22	192	8	0	150	192	8	0	486	192	8	0
stm32wb5x_BLE_Zigbee_RFD_static_fw	-	-	-	-	80	192	8	0	208	192	8	0	544	192	8	0
stm32wb5x_BLE_Zigbee_FFD_dynamic_fw	-	-	-	-	15	192	8	0	143	192	8	0	479	192	8	0
stm32wb5x_BLE_Zigbee_RFD_dynamic_fw	-	-	-	-	75	192	8	0	203	192	8	0	539	192	8	0
stm32wb5x_Mac_802_15_4_fw	188	64	4	0	444	192	4	0	572	192	4	0	908	192	4	0
stm32wb5x_802_15_4_valid_cli	169	64	32	0	425	192	32	0	553	192	32	0	889	192	32	0

1. When smaller than 1024 KB the FUS is an internally secured memory.

2. When FUS (48 KB Flash and 16 KB SRAM2b) is executed available SRAM2b is reduced by 16 KB.

**Table 12. STM32WB35/50/30 M4 free memory space without OTA**

STM32WB_Copro_Wireless_Binaries FW1.16.0	STM32WB35 M4								STM32WB50 M4				STM32WB30 M4			
	Density 1				Density 2				Density 1				Density 1			
	Flash	SRAM1	SRAM2a	SRAM2b	Flash	SRAM1	SRAM2a	SRAM2b	Flash	SRAM1	SRAM2a	SRAM2b	Flash	SRAM1	SRAM2a	SRAM2b
stm32wb5x_BLE_Stack_full_extended_fw	71	32	2	10	327	32	2	10	791	64	2	10	327	32	2	10
stm32wb5x_BLE_Stack_full_fw	107	32	10	15	363	32	10	15	827	64	10	15	363	32	10	15
stm32wb5x_BLE_Stack_light_fw	135	32	18	13	391	32	18	13	855	64	18	13	391	32	18	13
stm32wb5x_BLE_HCILayer_extended_fw	155	32	9	25 <sup>(1)</sup>	411	32	9	25 <sup>(1)</sup>	875	64	9	25 <sup>(1)</sup>	411	32	9	25 <sup>(1)</sup>
stm32wb5x_BLE_HCILayer_fw	179	32	19	25 <sup>(1)</sup>	435	32	19	25 <sup>(1)</sup>	899	64	19	25 <sup>(1)</sup>	435	32	19	25 <sup>(1)</sup>
stm32wb5x_BLE_HCI_AdvScan_fw	221	32	23	25 <sup>(1)</sup>	477	32	23	25 <sup>(1)</sup>	941	64	23	25 <sup>(1)</sup>	477	32	23	25 <sup>(1)</sup>
stm32wb5x_BLE_LLD_fw	230	32	31	16	486	32	31	16	950	64	31	16	486	32	31	16
stm32wb5x_Thread_FTD_fw	-	-	-	-	-	-	-	-	535	16	4	0	-	-	-	-
stm32wb5x_Thread_MTD_fw	-	-	-	-	-	-	-	-	620	28	4	0	-	-	-	-
stm32wb5x_Thread_RCP_fw	176	32	4	0	432	32	4	0	896	64	4	0	432	32	4	0
stm32wb5x_Zigbee_FFD_fw	-	-	-	-	185	32	4	0	649	64	4	0	185	32	4	0
stm32wb5x_Zigbee_RFD_fw	-	-	-	-	244	32	4	0	708	64	4	0	244	32	4	0
stm32wb5x_BLE_Mac_fw	22	32	23	23 <sup>(1)</sup>	278	32	23	23 <sup>(1)</sup>	-	-	-	-	-	-	-	-
stm32wb5x_Mac_802_15_4_fw	188	32	4	0	444	32	4	0	908	64	4	0	444	32	4	0
stm32wb5x_802_15_4_valid_cli	169	32	32	0	425	32	32	0	888	64	32	0	424	32	32	0

1. When FUS (48 KB Flash and 16 KB SRAM2b) is executed available SRAM2b is reduced by 16 KB.

**Table 13. Cortex M0+ code size**

M0 code STM32Cube_FW_WB	STM32WB55				STM32WB35				STM32WB50				STM32WB30			
	Flash	SRAM1	SRAM2a	SRAM2b	Flash	SRAM1	SRAM2a	SRAM2b	Flash	SRAM1	SRAM2a	SRAM2b	Flash	SRAM1	SRAM2a	SRAM2b
stm32wb5x_BLE_Stack_full_extended_fw	185	0	30	22	185	0	30	22	185	0	30	22	185	0	30	22
stm32wb5x_BLE_Stack_full_fw	149	0	22	17	149	0	22	17	149	0	22	17	149	0	22	17
stm32wb5x_BLE_Stack_light_fw	121	0	14	19	121	0	14	19	121	0	14	19	121	0	14	19
stm32wb5x_BLE_HCILayer_extended_fw	101	0	23	7	101	0	23	7	101	0	23	7	101	0	23	7
stm32wb5x_BLE_HCILayer_fw	77	0	13	7	77	0	13	7	77	0	13	7	77	0	13	7
stm32wb5x_BLE_HCI_AdvScan_fw	35	0	9	7	35	0	9	7	35	0	9	7	35	0	9	7
stm32wb5x_BLE_LLD_fw	26	0	1	16	26	0	1	16	26	0	1	16	26	0	1	16
stm32wb5x_Thread_FTD_fw	441	48	28	32	441	48	28	32	441	48	28	32	-	-	-	-
stm32wb5x_Thread_MTD_fw	356	36	28	32	356	36	28	32	356	36	28	32	-	-	-	-
stm32wb5x_Thread_RCP_fw	80	0	28	32	80	0	28	32	80	0	28	32	80	0	28	32
stm32wb5x_Zigbee_FFD_fw	327	0	28	32	327	0	28	32	327	0	28	32	327	0	28	32
stm32wb5x_Zigbee_RFD_fw	268	0	28	32	268	0	28	32	268	0	28	32	268	0	28	32
stm32wb5x_BLE_Mac_fw	234	0	9	9	234	0	9	9	234	0	9	9	234	0	9	9
stm32wb5x_BLE_Thread_static_fw	601	32	28	32	-	-	-	-	-	-	-	-	-	-	-	-
stm32wb5x_BLE_Thread_dynamic_fw	609	32	28	32	-	-	-	-	-	-	-	-	-	-	-	-
stm32wb5x_BLE_Zigbee_FFD_static_fw	490	0	24	32	-	-	-	-	-	-	-	-	-	-	-	-
stm32wb5x_BLE_Zigbee_RFD_static_fw	432	0	24	32	-	-	-	-	-	-	-	-	-	-	-	-
stm32wb5x_BLE_Zigbee_FFD_dynamic_fw	497	0	24	32	-	-	-	-	-	-	-	-	-	-	-	-
stm32wb5x_BLE_Zigbee_RFD_dynamic_fw	437	0	24	32	-	-	-	-	-	-	-	-	-	-	-	-
stm32wb5x_Mac_802_15_4_fw	68	0	28	32	68	0	28	32	68	0	28	32	68	0	28	32
stm32wb5x_802_15_4_valid_cli	87	0	0	32	87	0	0	32	88	0	0	32	88	0	0	32

### 4.3 Application examples

The following table gives examples of footprints, depending upon the application. The values of memory size (expressed in Kbytes) are estimated and can change according to the scenario.

**Table 14. Used memory (Kbytes)**

Example :	M0+( <sup>1</sup> )				FUS		APPLI M4 ( <sup>2</sup> )				TOTAL memory usage w/o OTA			
	Flash	SRAM1	SRAM2a	SRAM2b	Flash	SRAM2b	Flash	SRAM1	SRAM2a	SRAM2b	Flash	SRAM1	SRAM2a	SRAM2b
Heart rate	149	0	22	17	48	16	19	6	3	0	216	6	25	17
Zigbee_OnOff_Client_Distrib (OnOff Cluster)	327	0	28	32	48	16	54	116	3	0	429	116	31	32
BLE_Zigbee_Dyn (Zigbee FFD /BLE)	497	0	24	32	48	16	55	111	4	0	600	111	28	32

1. M0+ code from STM32Cube\_FW\_WB delivery FW1.16

2. Code compiled with EWARM version : IAR 9.30.1

#### 4.4 HAL (hardware abstraction layer)

The STM32 hardware abstraction layer is available, the prototype of the HAL is for all devices, only its implementation differs. The update of the HAL implementation of the HAL is facilitated through STM32CubeMX, refer to [R3](#) for more information.

#### 4.5 Wireless stack

The wireless stack is available for each device and the setup uses the same process for all devices. For more information refer to [R3](#).

#### 4.6 FUS (firmware upgrade service)

The firmware upgrade service is available for each device and the setup uses the same process for all devices. For more information refer to [R4](#).

## 5 Security and identifier migration

The table below summarizes security and identifier compatibility and features changes when migrating between STM32WB30/35/50/55 microcontrollers.

**Table 15. Security and identifier compatibility**

Features	STM32WBx5	STM32WBx0
Secure firmware installation (SFI) for bluetooth low energy and 802.15.4 SW stack	Yes	Yes
Hardware encryption AES maximum 256-bit for the application, the bluetooth low energy and IEEE802.15.4 <sup>(1)</sup>	3	2
Customer key storage/key manager services	Yes	No
HW public key authority (PKA)	Yes	Yes
Cryptographic algorithms: RSA, Diffie-Helman, ECC over GF(p)	Yes	Yes
True random number generator (RNG)	Yes	Yes
Sector protection against R/W operation (PCROP)	Yes	Yes
CRC calculation unit	Yes	Yes
Die information: 96-bit unique identifier	Yes	Yes
IEEE 64-bit unique identifier. Possibility to derive 802.15.4 64-bit and Bluetooth Low Energy 48-bit.	Yes	Yes

1. *The BLE IP internal AES is used to encrypt/decrypt BLE packet ( LL ). In parallel, the BLE Host running on the M0+ may need to compute keys. In this case, it uses AES2. There is no HW AES available for M4 in the case of STM32WB50/30. The AES1 is available for M4 in the case of STM32WB35/55*

The part number codification defined in the engineering bytes area at 0x1FFF 77DC address is associated to the part number as shown in the table below.

**Table 16. Part number codification**

Part number	Address byte
STM32WB5x	0xXXXX XXXX
STM32WB35	0x0000 3533
STM32WB30	0x0000 3033



---

## 6 Tools

---

The tools listed below are for all STM32WB30/35/50/55 devices and are backward compatible.

- STM32CubeMX
- STM32CubeProgrammer
- STM32CubeMonitor-RF

STM32CubeMX is recommended for the migration between STM32WB30/35/50/55 microcontrollers.

## Revision history

**Table 17. Document revision history**

Date	Revision	Changes
03-Sept-2020	1	Initial release.
26-Jan-2021	2	<p>Updated Section 1 General information.</p> <p>Updated Table 2. Reference documents and tools and Table 10. Flash memory and SRAM density.</p> <p>Updated tables in Section 4.2 Memory space availability.</p> <p>Added Section 4.3 Application examples.</p> <p>Minor text edits across the whole document.</p>
31-May-2022	3	<p>Updated:</p> <ul style="list-style-type: none"> <li>• Section 2.4 Clock tree</li> <li>• Section 3.1.3 Peripheral migration compatibility</li> <li>• Section 4 Software migration</li> <li>• Section 5 Security and identifier migration</li> <li>• Section 4.3 Application examples</li> </ul> <p>Added: Table 16. Part number codification</p>
8-Aug-2022	4	<p>Updated:</p> <ul style="list-style-type: none"> <li>• Table 11. STM32WB55 free memory space by density, without OTA</li> <li>• Section 4.2 Memory space availability</li> <li>• Section 4.2 Memory space availability</li> </ul>
31-May-2023	5	<p>Updated:</p> <ul style="list-style-type: none"> <li>• Section 4.2 Memory space availability</li> <li>• Section 4.3 Application examples</li> <li>• Section 5 Security and identifier migration</li> </ul>

## Contents

<b>1</b>	<b>General information</b>	<b>2</b>
<b>2</b>	<b>Hardware migration</b>	<b>3</b>
2.1	Package overview	3
2.2	RF performance	3
2.3	Pinout differences	3
2.4	Clock tree	4
<b>3</b>	<b>Peripheral migration</b>	<b>6</b>
3.1	Hardware changes description	8
3.1.1	Flash memory mapping	8
3.1.2	SRAM mapping	8
3.1.3	Peripheral migration compatibility	9
<b>4</b>	<b>Software migration</b>	<b>11</b>
4.1	Memory density	11
4.2	Memory space availability	12
4.3	Application examples	14
4.4	HAL (hardware abstraction layer)	15
4.5	Wireless stack	15
4.6	FUS (firmware upgrade service)	15
<b>5</b>	<b>Security and identifier migration</b>	<b>16</b>
<b>6</b>	<b>Tools</b>	<b>17</b>
	<b>Revision history</b>	<b>18</b>
	<b>List of tables</b>	<b>20</b>
	<b>List of figures</b>	<b>21</b>

## List of tables

<b>Table 1.</b>	Applicable products . . . . .	1
<b>Table 2.</b>	Reference documents and tools. . . . .	2
<b>Table 3.</b>	Package information . . . . .	3
<b>Table 4.</b>	Bluetooth low energy on-air data rate . . . . .	3
<b>Table 5.</b>	Peripheral compatibility and features on STM32WB30/35/50/55 . . . . .	6
<b>Table 6.</b>	Flash memory sizes and their mapping . . . . .	8
<b>Table 7.</b>	SRAM sizes and their mapping . . . . .	8
<b>Table 8.</b>	Peripheral compatibility analysis . . . . .	9
<b>Table 9.</b>	ADC sampling rate. . . . .	10
<b>Table 10.</b>	Flash memory and SRAM density . . . . .	11
<b>Table 11.</b>	STM32WB55 free memory space by density, without OTA. . . . .	12
<b>Table 12.</b>	STM32WB35/50/30 M4 free memory space without OTA . . . . .	13
<b>Table 13.</b>	Cortex M0+ code size. . . . .	14
<b>Table 14.</b>	Used memory (Kbytes). . . . .	14
<b>Table 15.</b>	Security and identifier compatibility. . . . .	16
<b>Table 16.</b>	Part number codification . . . . .	16
<b>Table 17.</b>	Document revision history . . . . .	18

## List of figures

Figure 1.	STM32WB55 and STM32WB35 clock tree . . . . .	4
Figure 2.	STM32WB50 and STM32WB30 clock tree . . . . .	5

**IMPORTANT NOTICE – READ CAREFULLY**

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to [www.st.com/trademarks](http://www.st.com/trademarks). All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2023 STMicroelectronics – All rights reserved