

---

## How to use the GPDMA for STM32U575/585 microcontrollers

### Introduction

This application note is relative to the general purpose DMA (GPDMA) embedded in the STM32U575/585 microcontrollers (MCUs). The GPDMA is a system peripheral and is a dual-port master on the AHB bus. It is used to transfer data between peripherals and/or memories via linked lists. All the GPDMA programmable transfers provide higher performance at system level, and unload the CPU of performing these data transfer tasks.

The aim of this document is not to rewrite the existing GPDMA dedicated section into the product reference manual, but to provide some performance-oriented programming guidelines to the system developer.

This document is based on the combined capabilities of the GPDMA and of the peripheral which may be assisted by the GPDMA. It focuses on any key point to consider in order to optimize system performance and to match the application requirements.

This application note contains rationale and recommendation about:

- GPDMA channel allocation
- GPDMA ports allocation
  - for the transfer from the memory-mapped source location
  - for the transfer to the memory-mapped destination location
- GPDMA transfer priority assignment
- GPDMA source/destination burst programming, in terms of data width and burst length

## 1 General information

This application note applies to the STM32U575/585 microcontrollers that are Arm® Cortex® core-based devices.

*Note:* Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.



### Reference documents

- Reference manual *STM32U575/585 Arm®-based 32-bit MCUs* (RM0456)
- STM32U585xx datasheet (DS13086)
- STM32U575xx datasheet (DS13737)

## 2 GPDMA general guidelines

### 2.1 GPDMA overview

The GPDMA controller is used to perform programmable data transfers between memory-mapped peripherals and/or memories via linked lists, upon the control of an off-loaded CPU. The GPDMA is a dual AHB master and system peripheral. Most of peripherals and memories are connected to it, giving a lot of flexibility and increasing the system performances when data transfers are required. A linked list is a programmed data structure in memory in order to prepare each GPDMA channel for chaining and scheduling DMA data transfers. The GPDMA features 16 channels.

### 2.2 GPDMA channel allocation

The user must allocate one channel for a GPDMA transfer. The GPDMA implements a dedicated FIFO to a given GPDMA channel, in order to be able to handle concurrently the GPDMA transfers from the source (read access) and the GPDMA transfers to the destination (write access).

The unit of a FIFO cell is one byte. The size of the FIFO dictates the maximum DMA burst size (the product of the burst length by the data width) that the channel can effectively perform. Knowing that generally the larger is the burst, the better it is in terms of overall system performances: higher throughput/bandwidth transfers, lower system bus occupancy.

Given that the system bus is 32-bit word wide, programming a DMA source/destination data width of 32 bits (S/DDW\_LOG2[1:0] in GPDMA\_CxTR1) is recommended for a minimized bus utilization.

As presented on the table below, there are two types of channels, differing in terms of the FIFO size and the addressing mode:

- Channel 0 to 11:
  - FIFO size is 8 bytes (2 words).
  - Addressing is restricted to linear mode: either fixed addressing (typically for a peripheral register access), or incremented with contiguous data (typically for a memory access).
- Channel 12 to 15:
  - FIFO size is 32 bytes (8 words).
  - Addressing mode is not only linear but 2D capable: both for source and destination, there can be programmed two address jumps/offsets:
    - After each programmed burst
    - After each programmed block

**Table 1. GPDMA channel number and FIFO size**

Channel number	FIFO size
0 to 11	8 bytes (2 words)
12 to 15	32 bytes (8 words)

Channels 0 to 11 are recommended to be allocated for transfers from AHB/APB peripheral to SRAM or for transfers from SRAM to AHB/APB peripheral, unless a 2D addressing is required for memory, or unless it is an AHB peripheral supporting a burst request. Programming burst as a single word (half of the FIFO size) is then recommended, unless the application requires to handle an 8- or 16-bit data width.

Channels 12 to 15 are recommended to be allocated for memory-to-memory transfers. Programming bursts of 4 words (half of the FIFO size) is then recommended by default, for performances.

These channels 12 to 15 are also preferred for transfers from AHB peripherals supporting a burst request such as OCTOSPI, HASH and ADC1. Half transfers from/to the peripheral are then typically programmed as a burst. The (half) transfer from/to memory is then recommended to be as a 4-word burst.

Channels 12 to 15 are also preferred for transfers from/to some peripherals of the AHB peripherals with the higher bandwidth requirements. The (half) transfer from/to memory is then also recommended to be programmed as a 4-word burst.

## 2.3 GPDMA port selection

The user must assign one port for the transfer from the source (SAP in GPDMA\_CxTR1), and one port for the transfer to the destination (DAP in GPDMA\_CxTR1). This assignment is dynamically updated via the next linked-list item and data structure before the execution of the next data transfer.

The bus topology can be summarized as follows for what concerns the GPDMA (see [Section 4](#) for more details):

- GPDMA port 0 is directly connected to the APB1 and APB2 peripherals, without crossing to the AHB matrix (see [Figure 2](#) and [Figure 4](#)).
- Default slave of the AHB matrix (see [Figure 2](#) and [Section 4.3.2](#)) is:
  - AHB1 peripherals (MDF, FMAC, and CORDIC) for the GPDMA port 0
  - SRAM1 for the GPDMA port 1

The two master ports of the GPDMA are then recommended to be used as follows:

- Port 0 is allocated for the (half) transfers from/to a peripheral, whatever it is an AHB or APB peripheral. The other (half) transfer, respectively to/from memory, is allocated to the other port 1. For APB1 and APB2 peripherals, port 0 avoids crossing through the interconnect matrix, and reduces the overall latency on the corresponding channel. This also reduces the AHB bus activity including and behind the interconnect bus matrix.
- Port 1 is allocated for memory-to-memory transfers (especially if accessing SRAM1 but not only). The advantages of using port 0 for peripherals and port 1 for any memory, are:
  - bandwidth balance over the two ports during peripheral to/from memory transfers
  - avoiding bursts to memory from impacting directly the latency of a peripheral access

This is a typical and recommended configuration for performance. The user is of course free to select any port which do have access to the source location, and any port to the destination location.

The GPDMA allocated link port for loading the next linked-list item is defined by the user (LAP in GPDMA\_CxCR) at channel level when the channel is not active. A next linked-list item is prepared and resides in the memory. Port 1 is then recommended to be allocated for loading the next linked-list item.

## 2.4 GPDMA channel priority

One priority value is assigned to each (half) transfer for competing versus other concurrent ones, so that the GPDMA arbiter can grant and schedule the (half) transfer on one master port. At user level, this is prepared at channel level via PRIO[1:0] in GPDMA\_CxCR when the channel is not active.


The GPDMA has two master ports for parallelization of AHB transfers. Simultaneous transfers via the two ports is possible. A GPDMA arbitration occurs for each port as follows:

- a priority-based arbitration (see [Figure 1](#)) between the 16 possible requested FIFO-based read bursts
- a priority-based arbitration (see [Figure 1](#)) between the 16 possible requested FIFO-based write bursts
- a final round-robin arbitration stage between read and write

The GPDMA arbitration phase may introduce 1-cycle clock latency for the GPDMA to generate the AHB address of the granted burst on the allocated master port (see [Section 2.5](#) for more information).

The GPDMA implements a programmable arbitration logic, that allows the user to adjust the channel bandwidth and latency, according to the following rules:

- The priority of the requested burst transfer is programmable from 0 to 3.
- Requests having the same priority are handled with a round-robin arbitration scheme.
- Priority 3 is recommended for time-sensitive requests because it is handled with a fixed higher priority scheme over priorities 0 to 2.
- The residual bandwidth is shared by requests of priority 0 to 2 by implementing a weighted round-robin allocation for these non time-sensitive channels.
- The different weights are monotonically resulting from the programmed channel priorities, queue 0 having the lowest weight.

**Figure 1. GPDMA arbitration policy**


The user needs to assign the correct level of priority to a GPDMA channel on which peripherals/memories are connected, in order to get an acceptable service quality for this channel:

- no timing error (no peripheral register underrun/overflow) on peripheral side
- acceptable latency between the data transfer request and the servicing of this request
- acceptable impact on service quality of the other channels

Channel priorities must be carefully assigned in order to fit the application timing requirements. A requested FIFO-based transfer of priority 0 to 2 that is ready to be scheduled again on a master port, may be delayed by the round-robin arbiter for the switch, and the execution of up to 15 concurrent (single/burst) transfers of priority 0 to 2. Such a request is also the first preempted by any time-sensitive requested transfers.

A GPDMA channel mapped with a request from a critical timer is typically allocated to the time-sensitive queue, so that the related TIMER registers can be updated with the lowest latency. GPDMA requests from other peripherals may be assigned a priority 2 or 1, and the memory-to-memory transfers may be finally assigned with the lowest priority 0 (best effort traffic). Peripherals mapped to a channel 12 to 15 and having a burst capability can be typically assigned to the intermediate priority 1.

This recommendation about channel priority may be tuned to fit specific application requirements (see the product reference manual for more details about arbitration and priority).

A data transfer is performed at a linked-list level for a given channel. The user may have chained it with a next data transfer via the same channel, by having programmed a linked-list data structure in memory. Once the data transfer of a given linked-list item (LLI) is completed, the GPDMA reads/fetches automatically the next linked-list data structure, and updates internally its registers, before executing the next data transfer as described. The link-transfer priority is given by the assigned priority to its channel, in the same way as the data transfer. The link transfer consists of a series of 32-bit single reads (up to six single reads for channel 0 to 11, and up to eight single reads for channel 12 to 15). Between every single 32-bit read for the LLI update, the GPDMA takes one extra clock cycle for the arbitration phase.

## 2.5 GPDMA burst

An elementary programmed data transfer is a GPDMA burst (burst of data read from the source, or burst of data written to the destination), and is defined by:

- a programmed data width: 8-, 16-, or 32-bit (via S/DDW\_LOG2[1:0] in GPDMA\_CxTR1)
- a programmed burst length: 1 to 64 (via S/DBL\_1[5:0] in GPDMA\_CxTR1)

The burst size can be separately programmed for the source and the destination.

A burst is a series of  $n = 1$  to 64 beats. Each beat is one data transfer, and has the same data width. For example, a 4-word burst is a burst of four 32-bit words. A burst with a burst length of 1 is named single.

The GPDMA issues a beat with the data width such as programmed: the programmed data width is never changed by the GPDMA implementation.

The GPDMA does not always issue a burst with the burst length as programmed on the allocated AHB master port. A GPDMA burst is implemented in hardware in one of the following ways:

- with a same AHB transaction on the allocated master port
- by a series of bursts of lower length or/and singles, due to any of the following conditions:
  - Burst size > half of the FIFO size.
  - Block size (defined as the source block size) is not a multiple of the source data width.
  - AHB constraints:
    - on a 1-Kbyte address boundary crossing
    - burst that must be an incremental burst of 4, 8 or 16 beats

The GPDMA implementation guarantees the data integrity versus the programmed addressing, and maximizes the performance by implementing the largest allowed burst size compared to the programmed burst.

It is recommended to program a GPDMA burst of half of the FIFO size of the allocated GPDMA channel (typically a single word for channels 0 to 11, and 4-word burst for channels 12 to 15).

**Table 2. Maximum achievable GPDMA burst length versus data width and channel number**

Channel number	Data width access (bits)	Maximum burst length (beats)
0 to 11 (8-byte FIFO)	8	Up to 4
	16	Up to 2
	32	1
12 to 15 (32-byte FIFO)	8	Up to 16
	16	Up to 8
	32	Up to 4

A GPDMA burst is an elementary chunk of data that is at fixed address or at a contiguously incremented address. For channels 12 to 15 (2D addressing capable), a first address jump may be performed after a burst. For getting a 2D buffer in memory, the user may have to program a burst which is different from the typical 4-word burst. The GPDMA implementation automatically optimizes the performances, and includes this programmed constraint.

One GPDMA arbitration clock cycle is added before each programmed burst, provided that this burst size is lower than half of the FIFO size. Each data transfer can be a single data transfer, with a data arbitration performed each time a data has to be sent on the AHB bus master, or grouped into a burst data transfer to send few data back-to-back, without any possible GPDMA preemption after a GPDMA single arbitration phase. This minimizes the data transfer time (overall latency), and maximizes the throughput and the bus efficiency.

The main advantages of a transfer considering burst with more than one beat/data are the following:

- The GPDMA arbitration is reduced to only one phase which is applied for all the data defined by the burst size.
- The burst is not interruptible at the GPDMA (arbitration) level, provided that its size is lower than half of the FIFO size. The latency for a set of number of read/written data is reduced and earlier completed (excepted for the very first beat).
- If the targeted source or destination is an internal memory, the programmed addressed-incremented burst is implemented by incremented AHB bursts on the AHB bus. This consumes less bus cycles, and frees bus bandwidth for other possible concurrent masters, or enables the bus to be programmed at a lower bus frequency for a given traffic/bandwidth.
- If the targeted source or destination is a peripheral register at a fixed address supporting a burst (with a FIFO mechanism like ADC1, OCTOSPI, or HASH), program a GPDMA 4-word fixed burst (which is after GPDMA arbitration split to four single transfers for being AHB compliant) increases the back-to-back transfer throughput since the arbitration clock cycle penalty occurs once.

Having a GPDMA burst with an AHB burst transaction increases the latency to serve other concurrent GPDMA transfers over the same allocated AHB master port, meanwhile it is performed. All other GPDMA requested transfers on the same GPDMA port are pending during this time (as well as all other masters intending to read or write data from/to the same target peripheral/memory). It is recommended to manage the different application requirements by programming channel priorities, as highlighted in [Section 2.4](#).

## 2.6 GDMA request

The GPDMA transfer can be initiated by setting a software request (via SWREQ in GPDMA\_CxTR2), potentially associated to a hardware trigger defined by TRIGSEL[5:0] in the same register. This is the case for memory-to-memory transfers which do not rely on any hardware request signal coming from the memory.

The hardware trigger may be driven by a peripheral (such as timers), by the GPDMA itself (channel transfer complete), or by other peripherals. Refer to the product reference manual for more details about the trigger functionalities, and more specifically in the GPDMA implementation section for the product-dependent list of triggers which can be mapped to the GPDMA.

The memory-to-memory mode is also used for some timer configurations in DMA mode and for GPIOs configuration in DMA mode (see [Section 3.4](#) and [Section 3.6](#) ).

One GPDMA dead clock cycle is inserted between two back-to-back half data transfers (one dead cycle between two reads, one dead cycle between two writes) of a same channel in memory-to-memory mode.

As an alternative to a software request, a GPDMA transfer may be requested and initiated by an input hardware request coming from a peripheral, for peripheral-to-memory and memory-to-peripheral GPDMA transfers. The user must program SWREQ = 0 and REQSEL[6:0] in GPDMA\_CxTR2 in order to select the proper hardware peripheral request among the product-dependent list of the mapped GPDMA request signals. Refer to the GPDMA implementation section of the product reference manual for this list and mapping.

Back-to-back data transfers to/from the peripheral are limited in performance by the fact that at least four AHB clock cycles must occur between two occurrences of a same peripheral request, due to the hardware protocol of the request/acknowledge between the peripheral and the GPDMA. This limitation does not happen for transfers to/from memory.

A hardware requested transfer can also be conditioned and associated to a hardware trigger, like for the memory-to-memory mode.

## 3 Peripherals, memories, and GPDMA configuration

Most of analog and digital peripherals into the STM32U575/585 devices have GPDMA capabilities to handle data transfer without CPU intervention. Each of them proposes different possible configurations to fit with most of application requirements.

The overall system performance results from the GPDMA configuration on each peripheral, depending on its location (bus type), its priority for the data transfer, and its capability to offer internal FIFOs for burst operation (the burst size is directly linked to the FIFO size of the peripheral, and the embedded FIFO connected to the associated GPDMA channel).

In the following sections, an exhaustive list of peripherals/memories embedded into the STM32U575/585 is presented to guide the developers for optimal GPDMA configuration, and to get the best benefit in term of performance.

For each peripheral, the following list of items is covered to help for peripheral and GPDMA configuration:

- Peripheral request signals to GPDMA
  - Most of peripherals requests are of single type or burst type.
  - On the contrary, the `lptimer_ue` request (lptimer update event) requires a block-type GPDMA specific programming. `BREQ` must be set in `GPDMA_CxTR2`.
- Peripheral bus (which AHB/APB)
- Peripheral FIFO (unit cell, size)
- Peripheral register access
  - Most of the GPDMA requests are tightly coupled to one specific peripheral register.
  - On the contrary, timers offer the flexibility to address different peripheral registers to fit different application requirements.
- GPDMA read/write access
- GPDMA port preference if any
- GPDMA channel preference if any
- GPDMA data width: 8-, 16-, or 32-bit
- GPDMA burst length: 1 or 4

### 3.1 GPDMA configuration for internal memories

The STM32U575/585 products embed a Flash memory and multiple internal SRAMs. All these memories can be targeted as source or/and destination by the GPDMA to perform data transfer during respectively a requested memory-to-peripheral/peripheral-to-memory transfer.

A GPDMA programmed 32-bit data width is preferred to reduce the 32-bit AHB bus load on the allocated source/destination port to read from/write to the memory. This reduces the traffic to the memory by a ratio of four versus performing byte access, and by half versus handling half-words. This also reduces, in the same way by four or by half, the memory footprint, allowing a memory compacted with contiguous data. This configuration must be used as much as possible because the GPDMA, with its channel FIFO, can decorrelate the source data width versus the destination data width, and can perform FIFO queuing, data handling like packing and unpacking.

Using a different data width in source and destination provides constraints to the application:

- Peripheral-to-memory mode: if 8-/16-bit reads are performed from the peripheral data register to the FIFO, meanwhile the FIFO performs byte-to-word packing and 32-bit writes are performed to the compacted memory, the application must guarantee that the read source block size is a multiple of 4 bytes (which may not be acceptable).
- Memory-to-peripheral mode: if 32-bit reads are performed from the compacted memory to the FIFO, meanwhile the FIFO performs word-to-byte unpacking, and 8-bit writes are performed to the peripheral data register, the read source block size must be a multiple of 4 bytes.

If the application cannot guarantee that the buffer/block size is a multiple of 4 bytes or 2 half-words, then the user must program a lower data width than the 32-bit AHB bus, and the AHB bus load is not optimized. Another implementation alternative for the application is to split the block transfer into two LLI/block transfers, with one block multiple of 4 bytes for most of transfers, and another block with the residual byte(s).



For example, a peripheral like the I2C has a data register containing only 8-bit lsb data, and must be handled as a byte-stream on the peripheral side. The other transfer to/from the memory may take the benefit of the 32-bit AHB bus, performs 32-bit data width access, and a contiguously incremented memory address (provided that the allocated buffer/block size is a multiple of 4 bytes). This reduces by four the required bandwidth on the memory, and by four the memory footprint versus a byte-based addressing.

Another example is the ADC1 use in DMA mode with an 8-bit resolution mode:

- The ADC must be configured 8-bit reads to the fixed peripheral data register address (with a right alignment, must have a 32-bit aligned address). The benefit is to be able to push only significant bytes into the GPDMA channel FIFO. As a channel 0 to 11 has an 8-byte FIFO, the source burst can be programmed as a 4-byte burst (half size of the FIFO), which minimizes the GPDMA arbitration overhead.
- The memory can be accessed with 32-bit words, GPDMA packing, and GPDMA write bursts with a 32-bit data width, and a contiguously incremented memory address (provided that the allocated buffer/block size is a multiple of 4 bytes). This reduces by four the required bandwidth on the memory, and by four the memory footprint versus a byte-based addressing.

For peripheral-to-memory or memory-to-peripheral GPDMA transfers, the GPDMA transfer is initiated when the hardware request (selected by REQSEL[6:0] in GPDMA\_CxTR2) is asserted from the peripheral, and after that the GPDMA arbiter acknowledges the peripheral request. Refer to the product reference manual for more details.

Back-to-back data transfers to/from the peripheral are limited in performance by the fact that at least four AHB clock cycles must occur between two occurrences of a same peripheral request, due to the hardware protocol of the request/acknowledge between the peripheral and the GPDMA. This limitation does not happen for transfers to/from memory.

All these memories can be used for memory-to-memory transfers, with a recommended 32-bit data width for source and destination. If a channel 12 to 15 is allocated, memory transfers can benefit from being programmed and implemented as 4-word bursts (half of the FIFO size), in order to get higher throughput and back-to-back data transfers.

For memory-to-memory transfers, channels 12 to 15 must be allocated if a 2D addressing mode is required.

The lowest priority (priority 0) is recommended for such a channel with memory-to-memory burst transfers in order to be used as best effort traffic, and preempted by the time-sensitive traffic (priority 3), but also other traffic to/from hardware peripherals (priority 1 and 2). See [Section 2.2](#).

The memory-to-memory transfer does not rely on any hardware request directly from the memory. The GPDMA transfer is initiated by setting SWREQ in GPDMA\_CxTR2, associated to potential triggers defined by TRIGSEL[5:0] in the same register. Refer to the product reference manual for more details.

The memory-to-memory mode can be triggered by a GPDMA trigger coming from a peripheral (such as timers), or thanks to some additional triggers sent by the GPDMA itself or coming from other peripherals. GPIOs are accessed in memory-to-memory mode.

## 3.2 GPDMA configuration for analog peripherals

### 3.2.1 Analog-to-digital converter ADC1

This 8-, 10-, 12-, or 14-bit resolution analog-to-digital (A/D) converter implementation proposes a DMA mode. The GPDMA request signal is used by the hardware to request a new single converted sample to be read by the GPDMA whenever the peripheral needs it. The GPDMA reads the ADC\_DR register. This ADC 32-bit data register must be accessed by a 32-bit word-aligned read access, with a programmed source data width (8-, 16-, or 32-bit), and with a fixed addressing, depending on the ADC resolution.

The ADC1 implementation uses an 8-word FIFO for ADC\_DR. The GPDMA request signal is also used by the hardware to request a new burst of four converted samples to be read by the GPDMA (whenever the peripheral needs it). The GPDMA reads four times ADC\_DR. In burst mode, the programmed GPDMA source transfer must be programmed with a fixed addressing at the 32-bit aligned ADC\_DR location, and with a data width being either 8-, 16-, or 32-bit. A fixed 4-byte burst can be performed by one channel of channel 0 to 11 (burst size = half FIFO size). For best GPDMA performances, when the burst mode is used to read the ADC1 data register, a channel 12 to 15 with an 8-word FIFO is recommended to be allocated. In this case, 4-word bursts for writing to the memory may be privileged if the 32-bit data width fit with the application requirements.

The table below summarizes the main peripheral characteristics: hardware request signal to the GPDMA, peripheral bus on which the ADC1 is connected, and peripheral register from/to which the GPDMA must be programmed to read or write..

**Table 3. ADC1 peripheral information**

Peripheral request to GPDMA	Peripheral bus	Peripheral FIFO (unit, size)	Peripheral register access	Comments
adc1_dma	AHB2	8-word FIFO	Read ADC_DR	The ADC1 data register (ADC_DR) must be read with a 32-bit aligned address, whatever the data width.

The table below shows the supported and recommended GPDMA settings to be used for serving the ADC1 peripheral request: GPDMA port allocation, GPDMA channel allocation, and programmed GPDMA bursts in terms of data width and burst length.

**Table 4. GPDMA recommendation for ADC1**

GPDMA source port	GPDMA source burst		GPDMA channel	Comments
	GPDMA data width	GPDMA burst length		
Port 0 <sup>(1)</sup>	8-, 16-, or 32-bit depending on the ADC resolution	1 or 4	0 to 11 in single data mode 12 to 15 in burst mode	The default recommended setting balances bandwidth over each port (source port 0 to read from peripheral, destination port 1 to write to memory). GPDMA port selection for the source and the destination transfers can be changed to fit specific application needs. For improved burst performances, the channel allocation can be one of channels 12 to 15 (with 8-word FIFO).

1. By default, port 0 is recommended to access peripheral register, and port 1 to access memory, if no specific requirements.

The ADC1 maximum data rate is:

- 3.44 Msps in 8-bit resolution
- 2.5 Msps in 14-bit resolution

The ADC1 generates an analog watchdog trigger signal (adc1\_awd1) which can be used as trigger for any GPDMA transfer.

### 3.2.2 Analog-to-digital converter ADC4

This 6-, 8-, 10-, or 12-bit resolution analog-to-digital (A/D) converter implementation proposes a DMA mode. The GPDMA request signal is used by the hardware to request a new single converted sample to be read by the GPDMA whenever the peripheral needs it. The GPDMA reads the ADC\_DR register. This ADC 16-bit data register must be accessed by a 32-bit word-aligned read access, with a programmed source data width being typically either 8- or 16-bit, and with a fixed addressing.

The ADC4 implementation uses no FIFO for ADC\_DR. No burst performance can be achieved for the read access to the ADC1. A channel 0 to 11 can be allocated.

The table below summarizes the main peripheral characteristics: hardware request signal to the GPDMA, peripheral bus on which the ADC4 is connected, and peripheral register from/to which the GPDMA must be programmed to read or write.

**Table 5. ADC4 peripheral information**

Peripheral request to GPDMA	Peripheral bus	Peripheral FIFO (unit, size)	Peripheral register access	Comments
adc4_dma	AHB3	None	Read ADC_DR	The ADC4 data register (ADC_DR) must be read with a 32-bit aligned address, whatever the data width.

The table below shows the supported and recommended GPDMA settings to be used for serving the ADC1 peripheral request: GPDMA port allocation, GPDMA channel allocation, and programmed GPDMA bursts in terms of data width and burst length.

**Table 6. GPDMA recommendation for ADC4**

GPDMA source port	GPDMA source burst		GPDMA channel	Comments
	GPDMA data width	GPDMA burst length		
Port 0 <sup>(1)</sup>	8-, 16-, or 32-bit	1	0 to 11 typically	<p>The default recommended setting balances bandwidth over each port (source port 0 to read from peripheral, destination port 1 to write to memory).</p> <p>GPDMA port selection for the source and the destination transfers can be changed to fit specific application needs.</p> <p>It is better to use channel 0 to 11 to let the other channels free for 2D operations, memory copies, or for peripherals requesting higher internal DMA FIFO size to manage burst operations.</p>

1. By default, port 0 is recommended to access peripheral register, and port 1 to access memory if no specific requirements.

The ADC4 maximum data rate is:

- 3.92 Msps in 6-bit resolution
- 2.55 Msps in 12-bit resolution

The ADC4 generates an analog watchdog trigger signal (adc4\_awd1) which can be used as trigger for any GPDMA transfer.

### 3.2.3 Digital-to-analog converter DAC

The digital-to-analog (D/A) converter DAC is DMA capable without embedded FIFO. Even if the DAC has a dual channel GPDMA capability (completely independent), it can also use a single GPDMA channel to transfer within a single GPDMA channel the data to the dual converter. The DAC proposes then a GPDMA optimization reducing the number of GPDMA channel to use from two to one. It also reduces the number of transactions on the AHB bus by packing the data of the two converters in a single data transfer (in dual mode).

**Table 7. DAC peripheral information**

Peripheral request to GPDMA	Peripheral bus	Peripheral FIFO (unit, size)	Peripheral register access	Comments
dac_ch1_dma dac_ch2_dma	AHB3	None	Write (any) DAC_DHRyRx with y = 12, 8 and x = 1, 2	The DAC data hold register must be written at the specific 32-bit aligned address, depending on the used DAC format (8- or 12-bit, left-aligned or right-aligned) and depending on the considered channel (1 or 2).

The table below shows the supported and recommended GPDMA settings to be used for serving the DAC peripheral request: GPDMA port allocation, GPDMA channel allocation, and programmed GPDMA bursts in terms of data width and burst length (only single data mode).

**Table 8. GPDMA recommendation for DAC**

GPDMA destination port	GPDMA destination burst		GPDMA channel	Comments
	GPDMA data width	GPDMA burst length		
Port 0 <sup>(1)</sup>	8-, 16-, or 32-bit	1	0 to 11 typically	<p>The default recommended setting balances bandwidth over each port (source port 0 to read from peripheral, destination port 1 to write to memory).</p> <p>GPDMA port selection for the source and the destination transfers can be changed to fit specific application needs.</p> <p>It is better to use channel 0 to 11 to let the other channels free for 2D operations, memory copies, or for peripherals requesting higher internal DMA FIFO size to manage burst operations.</p> <p>For improved burst performances, the channel allocation can be one of channels 12 to 15 (with 8-word FIFO).</p>

1. By default, port 0 is recommended to access peripheral register, and port 1 to access memory, if no specific requirements.

The DAC maximum data rate is 1 Msps.

### 3.3 GPDMA configuration for graphic peripheral DCMI (digital camera interface)

The DCMI is not burst capable when doing GPDMA transfers, even if an embedded FIFO is present. All transfers need to be handled in single data mode by the GPDMA controller since the DCMI sends a DMA request each time 32-data are available.

The GPDMA reads the 32-bit DCMI\_DR register. This 32-bit data register must be accessed with a programmed source data width being 32-bit and with a fixed addressing.

No burst performance can be achieved for the read access to the DCMI. A channel 0 to 11 can be allocated, unless a channel 12 to 15 is free/unallocated and the required performances in terms of bandwidth are significant for this AHB peripheral. A channel 12 to 15 may be also allocated if the accessed memory is external.

The table below summarizes the main peripheral characteristics: hardware request signal to the GPDMA, peripheral bus on which the peripheral is connected, and peripheral register from/to which the GPDMA must be programmed to read.

**Table 9. DCMI peripheral information**

Peripheral request to GPDMA	Peripheral bus	Peripheral FIFO (unit, size)	Peripheral register access	Comments
dcmi_dma	AHB2	8-word FIFO	Read 32-bit DCMI_DR	The DCMI can group two pixels within a single data transfer (data packing), depending on the image format sent by the camera sensor, for optimized utilization of the 32-bit AHB bus.

The table below shows the supported and recommended GPDMA settings to be used for serving the DCMI peripheral request: GPDMA port allocation, GPDMA channel allocation, and programmed GPDMA bursts in terms of data width and burst length (only single data mode).

**Table 10. GPDMA recommendation for DCMI**

GPDMA source port	GPDMA source burst		GPDMA channel	Comments
	GPDMA data width	GPDMA burst length		
Port 0 <sup>(1)</sup>	32-bit	1	<p>0 to 11 typically</p> <p>12 to 15 especially if remains unallocated/free channels for such AHB peripherals which may require significant bandwidth</p>	<p>The default recommended setting balances bandwidth over each port (source port 0 to read from peripheral, destination port 1 to write to memory).</p> <p>GPDMA port selection for the source and the destination transfers can be changed to fit specific application needs.</p> <p>It is better to use channel 0 to 11 to let the other channels free for 2D operations, memory copies, or for peripherals requesting higher internal DMA FIFO size to manage burst operations.</p> <p>For improved burst performances, the channel allocation can be one of channels 12 to 15 (with 8-word FIFO).</p>

1. By default, port 0 is recommended to access peripheral register, and port 1 to access memory, if no specific requirements.

The maximum frequency of the DCMI pixel clock is 64 MHz since a 2.5 ratio must be respected between the AHB clock and the DCMI pixel clock.

Example: With a camera resolution about 2 Mpixel @ 15 fps, the budget is 30 Mpixel/s. Considering a blanking of 30% fixes the pixel clock equal to 45 MHz if a RAW format (1px/pxclock for a 12-bit raw for instance) is sent by the camera sensor. In this case, the DCMI packs two pixels in a 32-bit data in 2 pixel clock cycles: the number of DMA transfer request in peak (outside blanking phase) is 22.5 M transfers per second.

The DCMI internal FIFO is present in order to avoid overrun if the GPDMA is not able to sustain the rate due to some bus overload during a short period of time.

## 3.4 GPDMA configuration for communication, audio and mathematical peripherals

### 3.4.1 Peripheral synchronous slave interface (PSSI)

The PSSI is not burst capable when doing GPDMA transfer, even if an embedded FIFO is present. All transfers must be handled in single data mode by the GPDMA controller, since the PSSI sends a new GPDMA request each time a data is needed to be read/written, depending on the PSSI receive/transmit mode. The GPDMA performs a 32-bit aligned access to read/write from/to the PSSI\_DR register. This 32-bit data register can be accessed with a programmed source/destination data width being either 8-, 16-, or 32-bit, and with a fixed addressing. It is recommended to use a 32-bit data read/write to PSSI\_DR in order to optimize bus bandwidth and reduce the bus load.

The PSSI is exclusive with the DCMI since they share the same kernel.

No burst performance can be achieved for the read/write access to the PSSI. A channel 0 to 11 can be allocated, unless a channel 12 to 15 is free/unallocated and the required performances in terms of bandwidth are significant for this AHB peripheral. A channel 12 to 15 may be also allocated if the accessed memory is external.

The table below summarizes the main peripheral characteristics: hardware request signal to the GPDMA, peripheral bus on which the peripheral is connected, and peripheral register from/to which the GPDMA must be programmed to read/write.

**Table 11. PSSI peripheral information**

Peripheral request to GPDMA	Peripheral bus	Peripheral FIFO (unit, size)	Peripheral register access	Comments
dcmi_dma	AHB2	8-word FIFO	Read/ write 32-bit PSSI_DR	The PSSI can transmit or receive parallel data. Must be read/write with a 32-bit aligned address, whatever is the data width.

The table below shows the supported and recommended GPDMA settings to be used for serving the PSSI peripheral request: GPDMA port allocation, GPDMA channel allocation, and programmed GPDMA bursts in terms of data width and burst length (only single data mode).

**Table 12. GPDMA recommendation for PSSI**

GPDMA source/ destination port	GPDMA source/ destination burst		GPDMA channel	Comments
	GPDMA data width	GPDMA burst length		
Port 0 <sup>(1)</sup>	32-bit (recommended)	1	0 to 11 typically 12 to 15 especially if remains unallocated/ free channels for such AHB peripherals which may require significant bandwidth	For optimized bus utilization, it is recommended to transfer words from/to PSS_DR.  The default recommended setting balances bandwidth over each port (source port 0 to read from peripheral, destination port 1 to write to memory).  GPDMA port selection for the source and the destination transfers can be changed to fit specific application needs.  It is better to use channel 0 to 11 to let the other channels free for 2D operations, memory copies, or for peripherals requesting higher internal DMA FIFO size to manage burst operations.  For improved burst performances, the channel allocation can be one of channels 12 to 15 (with 8-word FIFO).

1. By default, port 0 is recommended to access peripheral register, and port 1 to access memory, if no specific requirements.

The maximum frequency of the PSSI pixel clock is:

- 64 MHz for  $2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$
- 47 MHz otherwise

### 3.4.2 Inter-integrated circuit interface (I2C)

The STM32U575/585 embeds three I2Cx instances (x = 1, 2, 4) on APB1 bus, and one I2C3 instance on APB3 bus.

The I2C is not burst capable when doing GPDMA transfer. All transfers must be handled in single data mode by the GPDMA controller, since the I2C sends a new GPDMA request each time a byte data is needed to be written/read, or a control word is needed to be written, depending on the considered GPDMA request signal. The GPDMA performs a 32-bit aligned access to the related data or control register.

The 8-bit data receive register must be read with a programmed source data width of 8-bit, with a fixed addressing, and a 32-bit aligned access.

The 8-bit data transmit register must be written with a programmed destination data width of 8-bit, with a fixed addressing, and a 32-bit aligned access.

The 32-bit control word must be written with a with a programmed destination data width of 8-bit, and with a fixed addressing (if consecutive updates are required).

A channel 0 to 11 can be allocated (as well a channel 12 to 15, especially if the memory to be written is an external memory).



The table below summarizes the main peripheral characteristics: different hardware request signals to the GPDMA, peripheral bus on which the peripheral is connected, and corresponding peripheral register from/to which the GPDMA must be programmed to read/write.

**Table 13. I2C peripheral information**

Peripheral request to GPDMA	Peripheral bus	Peripheral FIFO (unit, size)	Peripheral register access	Comments
i2c_rx_dma	APB1 for I2C1/2/4 APB3 for I2C3	None	Read 8-bit I2C_RXDR	Request for a new received data byte to be read by the GPDMA. Must be read with a 32-bit aligned address.
i2c_tx_dma			Write 8-bit I2C_TXDR	Request for a new data byte to be written by the GPDMA for transmission. Must be read with a 32-bit aligned address.
i2c_evc_dma			Write 32-bit I2C_CR2	Request for a new command word to be written by the GPDMA.

The table below shows the supported and recommended GPDMA settings to be used for serving the different peripheral requests: GPDMA port allocation, GPDMA channel allocation, and programmed GPDMA bursts in terms of data width and burst length (only single data mode).

**Table 14. GPDMA recommendation for I2C**

GPDMA source/ destination port	GPDMA source/ destination burst		GPDMA channel	Comments
	GPDMA data width	GPDMA burst length		
Port 0 <sup>(1)</sup>	i2c_tx, i2c_rx: 8-bit i2c_evc: 32-bit	1	0 to 11 typically	<p>GPDMA1 port 0 is optimized to connect the APB1 I2Cx since there is a direct connection (at architecture level) from the GPDMA to the APB bridge on which the I2C is connected. There is less latency and fast response time for a given priority level</p> <p>The default recommended setting also applies to APB3 because it balances bandwidth over each port (port 0 for peripheral access, port 1 for memory access).</p> <p>GPDMA port selection for the source and the destination transfers can be changed to fit specific application needs.</p> <p>It is better to use channel 0 to 11 to let the other channels free for 2D operations, memory copies, or for peripherals requesting higher internal DMA FIFO size to manage burst operations.</p> <p>For improved burst performances, the channel allocation can be one of channels 12 to 15 (with 8-word FIFO).</p>

1. Port 0 is selected for reading/writing APB1 peripheral register (direct connection), and port 1 for accessing to memory. By default, and if no specific requirements, it can be the same for APB3 (balanced traffic over the two ports).

The maximum frequency of the I2C input clock is:

- 100 Kbit/s in Standard mode
- 400 Kbit/s in Fast mode
- 1 Mbit/s in Fast Plus mode

### 3.4.3 Universal synchronous/asynchronous/low-power receiver transmitter (USART/UART/LPUART)

The USART/UART have multiple instances in the STM32U575/585. All of them may have a GPDMA channel linked to the transmit or receive queue.

The peripheral is not burst capable when doing GPDMA transfer. All transfers must be handled in single data mode by the GPDMA controller, since the peripheral sends a new GPDMA request each time a data is needed to be written/read, depending on the considered GPDMA request signal. The GPDMA performs a 32-bit aligned access to the related data register.

The 9-bit data receive register must be read with a programmed source data width of 8-, 16-, or 32-bit, with a fixed addressing and with a 32-bit aligned access, depending on the format.

The 9-bit data transmit register must be written with a programmed destination data width of 8-, 16-, or 32-bit, with a fixed addressing and with a 32-bit aligned access, depending on the format.

A channel 0 to 11 can be allocated (as well a channel 12 to 15, especially if the memory to be written is an external memory).

The USART/UART/LPUART have transmit and receive FIFO in order to avoid as much as possible overrun/underrun situation which may break the data transfer flow. The table below summarizes the main peripheral characteristics: the different hardware request signals to the GPDMA, the peripheral bus on which the peripheral is connected, and the corresponding peripheral register from/to which the GPDMA must be programmed to read/write.

**Table 15. U(S)ART and LPUART peripheral information**

Peripheral request to GPDMA	Peripheral bus	Peripheral FIFO (unit, size)	Peripheral register access	Comments
(lp)u(s)art_rx_dma	APB1 for USART1/3 and UART4/5	8x 12-bit width RXFIFO (9 bits for Rx data + 3 bits for errors)	Read USART_RDR or LPUART_RDR	Request for a new received data to be read by the GPDMA. Must be read with a 32-bit aligned address, whatever is the data width.
(lp)u(s)art_tx_dma	APB2 for USART2 APB3 for LPUART1	8x 9-bit width TXFIFO <sup>(1)</sup>	Write USART_TDR or LPUART_TDRR	Request for a new data to be written by the GPDMA for transmission. Must be written with a 32-bit aligned address, whatever is the data width.

1. FIFO can be enabled/disabled by software.

The table below shows the supported and recommended GPDMA settings to be used for serving the different peripheral requests: GPDMA port allocation, GPDMA channel allocation, and programmed GPDMA bursts in terms of data width and burst length (only single data mode).

**Table 16. GPDMA recommendation for U(S)ART and LPUART**

GPDMA source/ destination port	GPDMA source/ destination burst		GPDMA channel	Comments
	GPDMA data width	GPDMA burst length		
Port 0 <sup>(1)</sup>	16- or 32-bit read/write in 9-bit mode and 8-, 16-, or 32-bit read/write in 8-bit and 7-bit modes	1	0 to 11 typically	<p>GPDMA1 port 0 is optimized to connect the APB1/APB2 U(S)ART since there is a direct connection (at architecture level) from the GPDMA to the APB bridge on which the U(S)ART is connected. There is less latency and fast response time for a given priority level.</p> <p>The default recommended setting also applies to APB3 because it balances bandwidth over each port (port 0 for peripheral access, port 1 for memory access).</p> <p>GPDMA port selection for the source and the destination transfers can be changed to fit specific application needs.</p> <p>It is better to use channel 0 to 11 to let the other channels free for 2D operations, memory copies, or for peripherals requesting higher internal DMA FIFO size to manage burst operations.</p> <p>For improved burst performances, the channel allocation can be one of channels 12 to 15 (with 8-word FIFO).</p>

1. Port 0 is selected for accessing APB1/APB2 peripheral register (direct connection), and port 1 for accessing to memory. By default, and if no specific requirements, it can be the same for APB3 (balanced traffic over the two ports).



The maximum frequency of the USART/UART clock is:

- 20 MHz in Master mode
- 32 MHz in Slave transmitter mode
- 53 MHz in Slave receiver mode

### 3.4.4 Serial peripheral interface (SPI)

There are two SPI instances (SPI1 and SPI2) connected to APB1, and one instance SPI3 connected to APB3. All of them may have a GPDMA channel linked to the transmit or receive queue.

The peripheral is not burst capable when doing GPDMA transfer. All transfers must be handled in single data mode by the GPDMA controller, since the peripheral sends a new GPDMA request each time a data is needed to be written/read, depending on the considered GPDMA request signal. Then GPDMA performs a 32-bit aligned access to the related data register.

The data receive register must be read with a programmed source data width of 8-, 16-, or 32-bit, with a fixed addressing and a 32-bit aligned access.

The data transmit register must be written with a programmed destination data width of 8-, 16-, or 32-bit, with a fixed addressing and a 32-bit aligned access.

The SPI have a transmit and a receive FIFO in order to avoid as much as possible overrun/ underrun situation which may break the data transfer flow.

The SPI is capable of packing/unpacking received/to-be-transmitted byte-stream vs the written/read 32-bit word stream at the data register level. The data transfer is recommended to be optimized to reduce the overall system latency and to decrease the bus bandwidth on the GPDMA master port (recommended port 0) which is allocated to access the SPI\_TXDR/SPI\_RXDR register and to decrease the load on the APB peripheral bus, when applicable. It is recommended to perform 32-bit data width access to the peripheral register, in order to decrease by a ratio of 4 the bus traffic vs a byte-stream access on the peripheral side.

A channel 0 to 11 can be allocated (as well a channel 12 to 15, especially if the memory to be written is an external memory).

The table below summarizes the main peripheral characteristics: different hardware request signals to the GPDMA, peripheral bus on which the peripheral is connected, and corresponding peripheral register from/to which the GPDMA must be programmed to read/write.

**Table 17. SPI peripheral information**

Peripheral request to GPDMA	Peripheral bus	Peripheral FIFO (unit, size)	Peripheral register access	Comments
spi_rx_dma	APB1 for SPI1/2 APB3 for SPI3	16-byte RXFIFO and TXFIFO for SPI1 and SPI2	Read SPI_RXDR	Request for a new received data to be read by the GPDMA. Must be read with a 32-bit aligned address, whatever is the data width.
spi_tx_dma		8-byte RXFIFO and TXFIFO for SPI3 <sup>(1)</sup>	Write SPI_TXDR	Request for a new data to be written by the GPDMA for transmission. Must be written with a 32-bit aligned address, whatever is the data width.

1. FIFO can be enabled/disabled by software.

The table below shows the supported and recommended GPDMA settings to be used for serving the different peripheral requests: GPDMA port allocation, GPDMA channel allocation, and programmed GPDMA bursts in terms of data width and burst length (only single data mode).

**Table 18. GPDMA recommendation for SPI**

GPDMA source/ destination port	GPDMA source/ destination burst		GPDMA channel	Comments
	GPDMA data width	GPDMA burst length		
Port 0 <sup>(1)</sup>	32-bit recommended. If not applicable, 8- or 16-bit.	1	0 to 11 typically	<p>GPDMA1 port 0 is optimized to connect the APB1 SPI since there is a direct connection (at architecture level) from the GPDMA to the APB bridge on which the SPI is connected. There is less latency and fast response time for a given priority level.</p> <p>The default recommended setting also applies to APB3 because it balances bandwidth over each port (port 0 for peripheral access, port 1 for memory access).</p> <p>GPDMA port selection for the source and the destination transfers can be changed to fit specific application needs.</p> <p>It is better to use channel 0 to 11 to let the other channels free for 2D operations, memory copies, or for peripherals requesting higher internal DMA FIFO size to manage burst operations.</p> <p>For improved burst performances, the channel allocation can be one of channels 12 to 15 (with 8-word FIFO).</p>

1. Port 0 is selected for accessing APB1 peripheral register (direct connection), and port 1 for accessing to memory. By default, and if no specific requirements, it can be the same for APB3 (balanced traffic over the two ports).

The maximum frequency of the SPI communication clock is:

- 80 MHz in Master mode
- 41.5 MHz in Slave transmitter mode
- 100 MHz in Slave receiver mode

*Note:* These frequency values are extracted from the datasheet (worst maximum values in defined conditions). They are linked to the voltage range and may have reduced values depending on  $V_{DD}$ . Refer to the product datasheet to get the exact values.

### 3.4.5 Serial audio interface (SAI)

There are two SAI instances (SAI1 and SAI2) connected to APB2. Each SAI has two subblocks A and B. Each subblock has a dedicated GPDMA request, its own FIFO, and can have one GPDMA channel.

The peripheral is not burst capable when doing GPDMA transfer. All transfers must be handled in single data mode by the GPDMA controller, since the peripheral sends a new GPDMA request each time an audio data is needed to be written/read. Then GPDMA performs a read/write access to the related 32-bit data register, with a programmed source/destination data width of 32-bit and a fixed addressing.

A channel 0 to 11 can be allocated (as well a channel 12 to 15, especially if the memory to be written is an external memory).

The table below summarizes the main peripheral characteristics: different hardware request signals to the GPDMA, peripheral bus on which the peripheral is connected, and corresponding peripheral register from/to which the GPDMA must be programmed to read/write.

**Table 19. SAI peripheral information**

Peripheral request to GPDMA	Peripheral bus	Peripheral FIFO (unit, size)	Peripheral register access	Comments
sai_a_dma	APB2	8-word FIFO	Read/write 32-bit SAI_ADR	Subblock A requests for a new 32-bit data to be read/written by the GPDMA.
sai_b_dma			Read/write 32-bit SAI_BDR	Subblock B requests for a new 32-bit data to be read/written by the GPDMA.

The table below shows the supported and recommended GPDMA settings to be used for serving the different peripheral requests: GPDMA port allocation, GPDMA channel allocation, and programmed GPDMA bursts in terms of data width and burst length (only single data mode).

**Table 20. GPDMA recommendation for SAI**

GPDMA source/ destination port	GPDMA source/ destination burst		GPDMA channel	Comments
	GPDMA data width	GPDMA burst length		
Port 0 <sup>(1)</sup>	32-bit	1	0 to 11 typically	<p>GPDMA1 port 0 is optimized to connect the APB2 SAI since there is a direct connection (at architecture level) from the GPDMA to the APB bridge on which the SAI is connected. There is less latency and fast response time for a given priority level.</p> <p>It is better to use channel 0 to 11 to let the other channels free for 2D operations, memory copies, or for peripherals requesting higher internal DMA FIFO size to manage burst operations.</p> <p>For improved burst performances, the channel allocation can be one of channels 12 to 15 (with 8-word FIFO).</p>

1. Port 0 is selected for accessing APB2 peripheral register (direct connection), and port 1 for accessing to memory.

The maximum frequency of the SAI communication clock is:

- 26 MHz in Master transmitter mode
- 21.5 MHz in Master receiver mode
- 30 MHz in Slave transmitter mode
- 50 MHz in Slave receiver mode

*Note:* These frequency values are extracted from the datasheet (worst maximum values in defined conditions). They are linked to the voltage range and may have reduced values depending on  $V_{DD}$ . Refer to the product datasheet to get the exact values.

### 3.4.6 USB Type-C®/USB Power Delivery interface (UCPD)

The UCPD has one GPDMA request for the transmission, and another one for the reception.

The peripheral is not burst capable when doing GPDMA transfer and does not embed any FIFO. All transfers must be handled in single data mode by the GPDMA controller, since the peripheral sends a new GPDMA request each time a data is needed to be written/read. Then GPDMA performs a read/write access to the related 32-bit data register, with a programmed source/destination data width of 8-bit and a fixed addressing at the 32-bit aligned register address.

A channel 0 to 11 can be allocated (as well a channel 12 to 15, especially if the memory to be written is an external memory).

The table below summarizes the main peripheral characteristics: different hardware request signals to the GPDMA, peripheral bus on which the peripheral is connected, and corresponding peripheral register from/to which the GPDMA must be programmed to read/write.

**Table 21. UCPD peripheral information**

Peripheral request to GPDMA	Peripheral bus	Peripheral FIFO (unit, size)	Peripheral register access	Comments
ucpd_rx_dma	APB1	8-word FIFO	Read 8-bit UCPD_RXDR	Request for a new received 8-bit data to be read by the GPDMA. Must be read with a 32-bit aligned address
ucpd_tx_dma			Write 8-bit UCPD_TXDR	Request for a new 8-bit data to be written by the GPDMA for transmission. Must be written with a 32-bit aligned address

The table below shows the supported and recommended GPDMA settings to be used for serving the different peripheral requests: GPDMA port allocation, GPDMA channel allocation, and programmed GPDMA bursts in terms of data width and burst length (only single data mode).

**Table 22. GPDMA recommendation for UCPD**

GPDMA source/ destination port	GPDMA source/ destination burst		GPDMA channel	Comments
	GPDMA data width	GPDMA burst length		
Port 0 <sup>(1)</sup>	8-bit	1	0 to 11 typically	<p>GPDMA1 port 0 is optimized to connect the APB1 UCPD since there is a direct connection (at architecture level) from the GPDMA to the APB bridge on which the UCPD is connected. There is less latency and fast response time for a given priority level.</p> <p>It is better to use channel 0 to 11 to let the other channels free for 2D operations, memory copies, or for peripherals requesting higher internal DMA FIFO size to manage burst operations.</p> <p>For improved burst performances, the channel allocation can be one of channels 12 to 15 (with 8-word FIFO).</p>

1. Port 0 is selected for accessing APB1 peripheral register (direct connection), and port 1 for accessing to memory.

### 3.4.7 Audio/multi-function digital filter (ADF/MDF)

ADF and MDF have DMA capabilities to unload the software for the data transfer read from the peripheral and written to the memory. The MDF is an AHB1 peripheral, and the ADF an AHB3 peripheral. There is one GPDMA request per audio digital filter: one for ADF, six for MDF.

The ADF/MDF are not burst capable when doing GPDMA transfers, even if an embedded FIFO for each filter is present. All transfers need to be handled in single data mode by the GPDMA controller since the ADF/MDF sends a DMA request each time one 32-bit register data (containing one 24-bit sample) is available, or two 32-bit register data (containing two 32-bit samples) are available, depending on the programmed FIFO threshold. Then GPDMA reads the 32-bit ADF\_DFLT0DR / MDF\_DFLTyDR (y = 0 to 7) digital filter 0 data register. This 32-bit data register must be accessed with a programmed source data width being 32-bit and with a fixed addressing.

The embedded FIFO is in the audio kernel clock, hence few extra latency is added for resynchronization with the AHB clock domain.

A channel 0 to 11 can be allocated. A channel 12 to 15 may be also allocated if the accessed memory is external.

The table below summarizes the main peripheral characteristics: hardware request signals to the GPDMA, peripheral bus on which the peripheral is connected, and peripheral register from/to which the GPDMA must be programmed to read.

**Table 23. ADF/MDF peripheral information**

Peripheral request to GPDMA	Peripheral bus	Peripheral FIFO (unit, size)	Peripheral register access	Comments
adf1_ft0_dma	AHB3	8x 24-bit width FIFO	Read 32-bit ADF_DFLT0DR	Request for a new received audio data from filter 0 to be read by the GPDMA
mdf_ft0_dma mdf_ft1_dma mdf_ft2_dma mdf_ft3_dma mdf_ft4_dma mdf_ft5_dma	AHB2	8x 24-bit width FIFO for each filter	Read corresponding 32-bit MDF_DFLTyDR (y = 0 to 5)	Request for a new received audio data from filter y (y = 0 to 5) to be read by the GPDMA

The table below shows the supported and recommended GPDMA settings to be used for serving the ADF/MDF peripheral request: GPDMA port allocation, GPDMA channel allocation, and programmed GPDMA bursts in terms of data width and burst length (only single data mode).

**Table 24. GPDMA recommendation for ADF/MDF**

GPDMA source port	GPDMA source burst		GPDMA channel	Comments
	GPDMA data width	GPDMA burst length		
Port 0 <sup>(1)</sup>	32-bit	1	0 to 11 typically	<p>The default recommended setting also balances bandwidth over each port (source port 0 to read from peripheral, destination port 1 to write to memory).</p> <p>GPDMA port selection for the source and the destination transfers can be changed to fit specific application needs.</p> <p>It is better to use channel 0 to 11 to let the other channels free for 2D operations, memory copies, or for peripherals requesting higher internal DMA FIFO size to manage burst operations.</p> <p>For improved burst performances, the channel allocation can be one of channels 12 to 15 (with 8-word FIFO).</p>

1. If no specific requirements, by default, port 0 is selected for reading peripheral register, and port 1 for writing to memory.

### 3.4.8 Filter math accelerator (FMAC)

The FMAC performs 16-bit fixed-point arithmetic operations on vectors. It is GPDMA capable for read/write channels. The memory embedded in the FMAC is used to split, by user configuration, the size and the allocation of the 256 x 16-bit local memory for each buffer (X1, X2 and Y). The GPDMA requests are based on the X1 buffer free-space availability (not full) in order to ask for vector preloading to get the data when required. This avoids stalling the calculation if the data is not yet present into the local memory.

The FMAC is not burst capable when doing GPDMA transfer, even if an embedded FIFO is present. All transfers must be handled in single data mode by the GPDMA controller, since the FMAC sends a new GPDMA request each time a 16-bit data is needed to be read/written. Then GPDMA performs a 32-bit aligned access to read/write from/to the 16-bit FMAC\_RDATA/FMAC\_WDATA register. This data register must be accessed with a programmed source/destination data width of 16-bit and with a fixed addressing.

No burst performance can be achieved for the read/write access to the FMAC. A channel 0 to 11 can be allocated, unless a channel 12 to 15 is free/unallocated and the required performances in terms of bandwidth are significant for this AHB peripheral. A channel 12 to 15 may be also allocated if the accessed memory is external.

The table below summarizes the main peripheral characteristics: hardware request signal to the GPDMA, peripheral bus on which the peripheral is connected, and peripheral register from/to which the GPDMA must be programmed to read/write.

**Table 25. FMAC peripheral information**

Peripheral request to GPDMA	Peripheral bus	Peripheral FIFO (unit, size)	Peripheral register access	Comments
fmac_read_dma	AHB1	256x 16-bit local memory shareable with X1, X2 and Y buffers <sup>(1)</sup>	Read 16-bit FMAC_RDATA	Request for a new computed 16-bit output data to be read by the GPDMA. Must be read with a 32-bit aligned address
fmac_write_dma			Write 16-bit FMAC_WDATA	Request for a new 16-bit input data to be written by the GPDMA for computation. Must be written with a 32-bit aligned address

1. Each partitioning is user configurable.

The table below shows the supported and recommended GPDMA settings to be used for serving the FMAC peripheral requests: GPDMA port allocation, GPDMA channel allocation, and programmed GPDMA bursts in terms of data width and burst length (only single data mode).

**Table 26. GPDMA recommendation for FMAC**

GPDMA source/ destination port	GPDMA source/ destination burst		GPDMA channel	Comments
	GPDMA data width	GPDMA burst length		
Port 0 <sup>(1)</sup>	16-bit	1	0 to 11 typically 12 to 15 especially if remains unallocated/free channels for such AHB peripherals which may benefit from higher FIFO	The default recommended setting also balances bandwidth over each port (source port 0 to read from peripheral, destination port 1 to write to memory). GPDMA port selection for the source and the destination transfers can be changed to fit specific application needs. It is better to use channel 0 to 11 to let the other channels free for 2D operations, memory copies, or for peripherals requesting higher internal DMA FIFO size to manage burst operations. For improved burst performances, the channel allocation can be one of channels 12 to 15 (with 8-word FIFO).

1. By default, port 0 is recommended to access peripheral register, and port 1 to access memory, if no specific requirements.

### 3.4.9 CORDIC co-processor

The CORDIC provides hardware acceleration of mathematical functions commonly used in motor control, metering, signal processing and many other tasks, with 16-bit or 32-bit fixed-point. The GPDMA transfers can take place in read and write mode.

The CORDIC allows multiple register read/write by the GPDMA:

- ARG1 and possibly ARG2 as input arguments (depending on NARGS in CORDIC\_CSR)  
If both arguments need to be input for computation, they are input thanks to two single GPDMA requests.
- RES1 and RES2 as respectively primary and secondary results (depending on NRES in CORDIC\_CSR)  
If both computed results need to be read by the GPDMA, the CORDIC asserts two GPDMA requests in single mode.

The data width can be one of the following:

- 16-bit format  
The primary argument ARG1 is written to the least significant half-word whereas the secondary argument ARG2 is written to the most significant half-word. Thanks to this data packing, the argument is sent within a single GPDMA data transfer, which improves the bus bandwidth by minimizing the amount of DMA transfers to perform.
- 32-bit format  
There are two GPDMA data accesses to fill the two arguments (if CORDIC configuration requires two arguments).

The table below summarizes the main peripheral characteristics: hardware request signal to the GPDMA, peripheral bus on which the peripheral is connected, and peripheral register from/to which the GPDMA must be programmed to read/write.

**Table 27. CORDIC peripheral information**

Peripheral request to GPDMA	Peripheral bus	Peripheral FIFO (unit, size)	Peripheral register access	Comments
cordic_read_dma	AHB1	None	Read CORDIC_RDATA	Request for a new computed output data to be read by the GPDMA. Must be read with a 32-bit aligned address.
cordic_write_dma			Write CORDIC_WDATA	Request for a new input data to be written by the GPDMA for computation. Must be written with a 32-bit aligned address.

The table below shows the supported and recommended GPDMA settings to be used for serving the FMAC peripheral requests: GPDMA port allocation, GPDMA channel allocation, and programmed GPDMA bursts in terms of data width and burst length (only single data mode).

**Table 28. GPDMA recommendation for CORDIC**

GPDMA source/ destination port	GPDMA source/ destination burst		GPDMA channel	Comments
	GPDMA data width	GPDMA burst length		
Port 0 <sup>(1)</sup>	16- or 32-bit	1	0 to 11 typically 12 to 15 especially if remains unallocated/free channels for such AHB peripherals which may benefit from higher FIFO	The default recommended setting also balances bandwidth over each port (source port 0 to read from peripheral, destination port 1 to write to memory). GPDMA port selection for the source and the destination transfers can be changed to fit specific application needs. It is better to use channel 0 to 11 to let the other channels free for 2D operations, memory copies, or for peripherals requesting higher internal DMA FIFO size to manage burst operations. For improved burst performances, the channel allocation can be one of channels 12 to 15 (with 8-word FIFO).

1. By default, port 0 is recommended to access peripheral register, and port 1 to access memory, if no specific requirements.

## 3.5 GPDMA configuration for timers

### 3.5.1 Low-power timers (LPTIM1/2/3/4)

The low power timers are 16-bit timers that benefit from the ultimate developments in power-consumption reduction. Thanks to their clock source diversity, the LPTIMx are able to keep running in all power modes except Standby mode.

The LPTIM is not burst capable when doing GPDMA transfer. All transfers are in single data mode.

LPTIM4 does not provide any GPDMA request.



LPTIMx (x = 1, 2, 3) is GPDMA capable with two types of requests:

- Input capture
  - from timer channel 1, `lptimx_ic1_dma`
  - from timer channel 2, `lptimx_ic2_dma`
  - Then GPDMA reads the 16-bit LPTIMx\_CCRy (y = 1, 2) registers to get the new latched counter value in input capture mode.
- Update event
  - An `lptimx_ue_dma` (x = 1, 2, 3) request is a GPDMA block-type request, and requires a specific hardware connection between the timer and the GPDMA to be activated by programming `BREQ = 1` (and `SWREQ = 0`) in `GPDMA_CyTR2` (y is the allocated GPDMA channel).
  - The block consists of up to three single writes to the LPTIMx in order to update up to two of the three following registers, in order to update the generation of a PWM signal: LPTIMx\_CCR1 (capture compare register 1 for the duty cycle), LPTIMx\_CCR2 (capture compare register 2 for the duty cycle), and LPTIMx\_RCR (repetition counter register), followed by a mandatory update of the LPTIMx\_ARR for the period.

Port 0 is typically allocated for the read/write timer registers access, especially for LPTIM2 on APB1, but also for LPTIM1 and LPTIM3 on APB3, and port 1 for the memory access to balance traffic over the two ports. A channel 0 to 11 is allocated with a high priority to get a transfer latency as less as possible sensitive to other traffic. See [Section 2.4](#) for more details, especially for time-sensitive usage of the timer.

Both LPTIM1 and LPTIM2 generate two output signals (`lptimx_ch1` and `lptimx_ch2`, with x = 1, 2) which may be used as trigger for any GPDMA transfer and/or for a DAC conversion.

LPTIM4 generates an output signal, `lptim4_out` which may be used as trigger for any GPDMA transfer and/or DAC conversion.

The table below summarizes the main peripheral characteristics: different hardware request signals to the GPDMA, peripheral bus on which the peripheral is connected, and corresponding peripheral register from/to which the GPDMA must be programmed to read/write.

**Table 29. LPTIM1/2/3 peripheral information**

Peripheral request to GPDMA	Peripheral bus	Peripheral FIFO (unit, size)	Peripheral register access	Comments
<code>lptimx_icy_dma</code> (x = 1, 2, 3 and y = 1, 2)	APB3 for LPTIM1/3	None	Read 16-bit/32-bit LPTIMx_CCRy	Request to read the capture compare register on an input capture event (connected input signal). Must be a 32-bit aligned address access.
<code>lptimx_ue_dma</code> , (x = 1, 2, 3)	APB1 for LPTIM2		Write up to 3x 16-bit or 3x 32-bit registers among LPTIMx_CCR1, LPTIMx_CCR2, LPTIMx_RCR and mandated LPTIMx_ARR	Request to up to three writes of the LPTIMx registers on an update event. Must be a 32-bit aligned address access.



The table below shows the supported and recommended GPDMA settings to be used for serving the different peripheral requests: GPDMA port allocation, GPDMA channel allocation, and programmed GPDMA bursts in terms of data width and burst length (only single data mode).

**Table 30. GPDMA recommendation for LPTIM1/2/3**

GPDMA source/ destination port	GPDMA source/ destination burst		GPDMA channel	Comments
	GPDMA data width	GPDMA burst length		
Port 0 <sup>(1)</sup>	16- or 32-bit	1	0 to 11 typically	<p>GPDMA1 port 0 is optimized to connect the APB1 LPTIM2 since there is a direct connection (at architecture level) from the GPDMA to the APB bridge on which the TIMx is connected. There is less latency and faster response time for a given priority level.</p> <p>The default recommended setting also balances bandwidth over each port (source port 0 to read from peripheral, destination port 1 to write to memory).</p> <p>GPDMA port selection for the source and the destination transfers can be changed to fit specific application needs.</p> <p>Priority 3 is recommended if the application requires a minimized latency whatever is other concurrent traffic.</p> <p>It is better to use channel 0 to 11 to let the other channels free for 2D operations, memory copies, or for peripherals requesting higher internal DMA FIFO size to manage burst operations.</p>

1. Port 0 is selected for accessing APB1 peripheral register (direct connection), and port 1 for accessing to memory. If no specific requirements, by default, port 0 can be selected for accessing APB3 peripheral register, and port 1 for accessing to memory.

### 3.5.2 Basic timers (TIM6/7)

The basic timers consist of a 16-bit auto-reload upcounter driven by a programmable prescaler. They may be used as generic timers for time-base generation.

The timer is not burst capable when doing GPDMA transfer.

The timer update request to the GPDMA, (timx\_up\_dma with x = 6, 7), occurs when the counter overflows (when a programmed period of time elapses). The GPDMA performs a 32-bit write to TIMx\_ARR (x = 6, 7 and including 4 dithering bits), in order to update the timer output period and waveform for the next counter overflow.

It is recommended to allocate the port 0 for peripheral register access (because of the direct connection to AHB/APB bridge), the port 1 for memory access (to balance traffic), a channel 0 to 11, and a high priority (to get a transfer latency as less as possible sensitive to other traffic). See [Section 2.4](#) for more details, especially for time-sensitive usage of the timer.

Both TIM6 and TIM7 generate a trigger signal, respectively tim6\_trgo and tim7\_trgo, which may be used as trigger for any GPDMA transfer and/or for a DAC conversion.

The table below summarizes the main peripheral characteristics: different hardware request signals to the GPDMA, peripheral bus on which the peripheral is connected, and corresponding peripheral register from/to which the GPDMA must be programmed to read/write.

**Table 31. TIM6/7 peripheral information**

Peripheral request to GPDMA	Peripheral bus	Peripheral FIFO (unit, size)	Peripheral register access	Comments
timx_up_dma (x = 6, 7)	APB1	None	Write 32-bit TIMx_ARR	Request on an update event (on a counter overflow)

The table below shows the supported and recommended GPDMA settings to be used for serving the different peripheral requests: GPDMA port allocation, GPDMA channel allocation, and programmed GPDMA bursts in terms of data width and burst length (only single data mode).

**Table 32. GPDMA recommendation for TIM6/7**

GPDMA destination port	GPDMA destination burst		GPDMA channel	Comments
	GPDMA data width	GPDMA burst length		
Port 0 <sup>(1)</sup>	32-bit	1	0 to 11 typically	<p>GPDMA1 port 0 is optimized to connect the APB1/APB2 TIMx since there is a direct connection (at architecture level) from the GPDMA to the APB bridge on which the TIMx is connected. There is less latency and faster response time for a given priority level.</p> <p>Priority 3 is recommended if the application requires a minimized latency whatever is other concurrent traffic.</p> <p>It is better to use channel 0 to 11 to let the other channels free for 2D operations, memory copies, or for peripherals requesting higher internal DMA FIFO size to manage burst operations.</p>

1. Port 0 is selected for writing APB1 peripheral register (direct connection), and port 1 for accessing to memory.

### 3.5.3 General-purpose timers (TIM2/3/4/5/15/16/17)

The general-purpose timers consist of a 16-bit or 32-bit auto-reload counter driven by a programmable prescaler. TIM2/3/4/5/15/16/17 can be used for various purposes such as measuring the pulse lengths of input signals (input capture), or generating output waveforms (output compare, PWM, possibly complementary PWM with dead-time insertion).

The timer is not burst capable when doing GPDMA transfer. All read/write transfers must be handled in single data mode by the GPDMA controller, since the timer sends a new GPDMA request each time a 32-bit or 16-bit data/control is needed to be written/read.

A timer request can be used for the following actions:

- a 32-bit write to TIMx\_ARR in basic mode, to update the output waveform and period when counter over/underflows
- a 32-bit read to TIMx\_CCRy (x = 1, 8 and y = 1 to 4), to get the latched counter value in input capture mode
- a 32-bit write to TIMx\_CCRy (x = 1, 8 and y = 1 to 4), to update the output compare register in output compare mode (duty cycle)
- a 16-bit/32-bit write to TIMx\_RCR (x = 1, 8), in PWM output/modulation mode, to update the repetition counter while the period is given by TIMx\_ARR, and duty cycle is given by TIMx\_CCR
- a 32-bit read to TIMx\_CCR1, and a 32-bit read to TIMx\_CCR2 in input PWM mode to get the latched counter for respectively the period and the pulse width
- a series of 32-bit writes to the intermediate TIMx\_DMAR register in timer 'burst' mode, or a series of 32-bit reads from the intermediate TIMx\_DMAR register in timer 'burst' mode

The timer supports multiple single accesses to redirect the value to/from the timer registers through one entry point. This timer capability to write multiple timer registers through a single entry-point is called 'burst'. The GPDMA can perform the data transfers in single mode multiple times upon any programmed hardware event/request (among timx\_chy\_dma, timx\_upd\_dma, timx\_trg\_dma, timx\_com\_dma possible events). This timer 'burst' capability is different and must not be confused with a GPDMA burst that is defined in Section 2.5 and widely used in this document (as well as in the GPDMA section of the product reference manual).

A timer request to GPDMA is quite programmable and flexible: it is related to the occurrence of a programmed event versus the real-time value of the timer counters. A timer request is not tightly coupled to write/read a specific timer register. Any timer register may be read/written depending on the application (the contrary of the other peripherals).

It is recommended to allocate the port 0 for peripheral register access (because of the direct connection to AHB/APB bridge), the port 1 for memory access (to balance traffic), a channel 0 to 11, and a high priority (to get a transfer latency as less as possible sensitive to other traffic). See Section 2.4 for more details, especially for time-sensitive usage of the timer.

For some application needs, a timer request to GPDMA can be used to initiate a data transfer not involving timer register read/write, but other memory-mapped location, like for memory-to-memory transfers. In this case, the GPDMA port allocation strategy must not be considered with respect to the timer register location, but with the source/destination locations.

TIM2 and TIM15 generate a trigger signal (respectively `tim2_trgo` and `tim15_trgo`) which can be used as trigger for any GPDMA transfer.

The table below summarizes the main peripheral characteristics: different hardware request signals to the GPDMA, peripheral bus on which the peripheral is connected, and corresponding peripheral register from/to which the GPDMA must be programmed to read/write.

**Table 33. TIM2/3/4/5/15/16/17 peripheral information**

Peripheral request to GPDMA	Peripheral bus	Peripheral FIFO (unit, size)	Peripheral register access	Comments
<code>timx_chy_dma</code> (x = 2 to 5 and y = 1 to 4) or (x = 15 to 17 and y = 1)	APB1 for TIM2/3/4/5 APB2 for TIM15/16/17	None	32-bit write <code>TIMx_ARR</code> in basic mode or 32-bit write <code>TIMx_CCRy</code> in output compare/PWM mode or 32-bit read <code>TIMx_CCRy</code> in input capture mode or a series of 32-bit writes to <code>TIMx_DMAR</code> or a series of 32-bit writes to <code>TIMx_DMAR</code>	Request on an input capture event or an output compare event
<code>timx_up_dma</code> (x = 2 to 5, 15 to 17)			Request on an update event	
<code>timx_trig_dma</code> (x = 3, 5, 15)			Request on a trigger event	
<code>tim15_com_dma</code>			Request on a commutation event	

The table below shows the supported and recommended GPDMA settings to be used for serving the different peripheral requests: GPDMA port allocation, GPDMA channel allocation, and programmed GPDMA bursts in terms of data width and burst length (only single data mode).

**Table 34. GPDMA recommendation for TIM2/3/4/5/15/16/17**

GPDMA source/ destination port	GPDMA source/ destination burst		GPDMA channel	Comments
	GPDMA data width	GPDMA burst length		
Port 0 <sup>(1)</sup>	32-bit (or 16-bit for <code>TIMx_RCR</code> )	1	0 to 11 typically	GPDMA1 port 0 is optimized to connect the APB1/APB2 TIMx since there is a direct connection (at architecture level) from the GPDMA to the APB bridge on which the TIMx is connected. There is less latency and faster response time for a given priority level. Priority 3 is recommended if the application requires a minimized latency whatever is other concurrent traffic. It is better to use channel 0 to 11 to let the other channels free for 2D operations, memory copies, or for peripherals requesting higher internal DMA FIFO size to manage burst operations.

1. Port 0 is selected for reading/writing APB1/APB2 peripheral register (direct connection), and port 1 for accessing to memory. If the memory location to be accessed is not a timer register, this recommendation can be ignored.

### 3.5.4 Advanced-control timers (TIM1/8)

The advanced-control timers consist of a 16-bit auto-reload counter driven by a programmable prescaler. TIM1/8 can be used for various purposes such as measuring the pulse lengths of input signals (input capture), or generating output waveforms (output compare, PWM, complementary PWM with dead-time insertion).

The timer is not burst capable when doing GPDMA transfer. All read/write transfers must be handled in single data mode by the GPDMA controller, since the timer sends a new GPDMA request each time a 32-bit or 16-bit data/control is needed to be written/read.

A timer request can be used for the following actions:

- a 32-bit write to TIMx\_ARR in basic mode, to update the output waveform and period when counter over/underflows
- a 32-bit read to TIMx\_CCRy (x = 1, 8 and y = 1 to 4), to get the latched counter value in input capture mode
- a 32-bit write to TIMx\_CCRy (x = 1, 8 and y = 1 to 4), to update the output compare register and duty cycle in output compare mode
- a 16-bit/32-bit write to TIMx\_RCR (x = 1, 8), in PWM output/modulation mode, to update the repetition counter while period is given by TIMx\_ARR, and duty cycle is given by TIMx\_CCR
- a 32-bit read to TIMx\_CCR1 and a 32-bit read to TIMx\_CCR2, in input PWM mode, to get the latched counter for respectively the period and the pulse width
- a series of 32-bit writes to the intermediate TIMx\_DMAR register in timer 'burst' mode, or a series of 32-bit reads from the intermediate TIMx\_DMAR register in timer 'burst' mode. The timer supports multiple single accesses to redirect the value to/from the timer registers through one entry point. This timer capability to write multiple timer registers through a single entry-point is called 'burst'. The GPDMA can perform the data transfers in single mode multiple times upon any programmed hardware event/request (among timx\_chy\_dma, timx\_upd\_dma, timx\_trg\_dma, timx\_com\_dma possible events). This timer 'burst' capability is different and must not be confused with a GPDMA burst that is defined in [Section 2.5](#) and widely used in this document (as well as in the GPDMA section of the product reference manual).

A timer request to GPDMA is quite programmable and flexible: it is related to the occurrence of a programmed event vs the real-time value of the timer counters. A timer request is not tightly coupled to write/read a specific timer register, and any timer register may be read/written, depending on the application (the contrary of the other peripherals).

It is recommended to allocate the port 0 for peripheral register access (because of the direct connection to AHB/APB bridge), the port 1 for memory access (to balance traffic), a channel 0 to 11, and a high priority (to get a transfer latency as less as possible sensitive to other traffic). See [Section 2.4](#) for more details, especially for time-sensitive usage of the timer.

For some application needs, a timer request to GPDMA can be used to initiate a data transfer not involving timer registers read/write, but other memory-mapped location, like for memory-to-memory transfers. In this case, the GPDMA port allocation strategy must be not be considered with respect to the timer registers location, but with the source and destination locations.

The table below summarizes the main peripheral characteristics: different hardware request signals to the GPDMA, peripheral bus on which the peripheral is connected, and corresponding peripheral register from/to which the GPDMA must be programmed to read/write.

**Table 35. TIM1/8 peripheral information**

Peripheral request to GPDMA	Peripheral bus	Peripheral FIFO (unit, size)	Peripheral register access	Comments
timx_chy_dma (x = 1, 8 and y = 1 to 4) or (x = 15 to 17 and y = 1)	APB2	None	No tightly coupled timer register read/write Typically a 32-bit read/write to TIMx_CCRy or a 16-/32-bit read/write to TIMx_RCR or a series of 32-bit read/writes to TIMx_DMAR (x = 1, 8 and y = 1 to 4)	Request on an input capture event or an output compare event
timx_up_dma (x = 1, 8)			Request on an update event	
timx_trig_dma (x = 1, 8)			Request on a trigger event	
timx_com_dma (x = 1, 8)			Request on a commutation event	

The table below shows the supported and recommended GPDMA settings to be used for serving the different peripheral requests: GPDMA port allocation, GPDMA channel allocation, and programmed GPDMA bursts in terms of data width and burst length (only single data mode).

**Table 36. GPDMA recommendation for TIM1/8**

GPDMA source/ destination port	GPDMA source/ destination burst		GPDMA channel	Comments
	GPDMA data width	GPDMA burst length		
Port 0 <sup>(1)</sup>	32-bit (or 16-bit for TIMx_RCR)	1	0 to 11 typically	<p>GPDMA1 port 0 is optimized to connect the APB2 TIM1/8 since there is a direct connection (at architecture level) from the GPDMA to the APB bridge on which the TIM1/8 is connected. There is less latency and faster response time for a given priority level.</p> <p>Priority 3 is recommended if the application requires a minimized latency whatever is other concurrent traffic.</p> <p>It is better to use channel 0 to 11 to let the other channels free for 2D operations, memory copies, or for peripherals requesting higher internal DMA FIFO size to manage burst operations.</p>

1. Port 0 is selected for reading/writing APB2 peripheral register (direct connection), and port 1 for accessing to memory. If the memory location to be accessed is not a timer register, this recommendation can be ignored.

## 3.6 GPDMA configuration for cryptographic peripherals

### 3.6.1 Hash processor (HASH)

The HASH is a fully compliant implementation of the secure hash algorithm (SHA-1, SHA-224, SHA-256), the MD5 (message-digest algorithm 5) hash algorithm, and the HMAC (keyed-hash message authentication code) algorithm. HMAC is suitable for applications requiring message.

The HASH implementation proposes a DMA mode. The HASH generates GPDMA requests allowing the user to perform single or burst GPDMA write transfers. The GPDMA request signal is used by the hardware to request a new input to be written by the GPDMA whenever the peripheral needs it. The request may be a request for either a 32-bit single data to be written, or a burst of 4 (32-bit) words to be written. The GPDMA writes the HASH\_IN register. This HASH register must be accessed by with a destination source data width being 32-bit with a fixed addressing, and a burst length of 1 or 4.

The HASH implementation uses a 16-word FIFO for the HASH\_IN register.

For best GPDMA performances, it is recommended to allocate a channel 12 to 15 with an 8-word FIFO. If such a channel is allocated, 4-word bursts for writing to the memory can also be programmed and implemented.

If no channel 12 to 15 is free, a channel 0 to 11 is allocated, and programming a fixed 4-word burst write is also recommended for higher performances. This allows the request signal hash\_in\_dma to be handled in hardware between the GPDMA and the HASH as a hardware burst request, and not as a single. Knowing that at least 4 AHB clock cycles must occur between two occurrences of a HASH request, the transfer rate can be higher via programmed burst. On the memory side, transfers are then performed by 32-bit single reads (due to FIFO size).

The table below summarizes the main peripheral characteristics: different hardware request signals to the GPDMA, peripheral bus on which the peripheral is connected, and corresponding peripheral register from/to which the GPDMA must be programmed to read/write.

**Table 37. HASH peripheral information**

Peripheral request to GPDMA	Peripheral bus	Peripheral FIFO (unit, size)	Peripheral register access	Comments
hash_in_dma	AHB2	16-word FIFO	Write 32-bit HASH_IN	HASH input data register (HASH_IN) can be written by a single word or by a 4-word burst.

The table below shows the supported and recommended GPDMA settings to be used for serving the different peripheral requests: GPDMA port allocation, GPDMA channel allocation, and programmed GPDMA bursts in terms of data width and burst length (only single data mode).

**Table 38. GPDMA recommendation for HASH**

GPDMA destination port	GPDMA destination burst		GPDMA channel	Comments
	GPDMA data width	GPDMA burst length		
Port 0 <sup>(1)</sup>	32-bit	1 or 4	12 to 15 for burst performances if available else 0 to 11 operating with single mode only	The default recommended setting also balances bandwidth over each port (source port 0 to write to peripheral, destination port 1 to read from memory). GPDMA port selection for the source and the destination transfers can be changed to fit specific application needs. For improved burst performances, the channel allocation can be one of the channels 12 to 15 (with 8-word FIFO).

1. By default, port 0 is recommended to access peripheral register, and port 1 to access memory, if no specific requirements.

### 3.6.2 AES hardware accelerator (AES)

The AES hardware accelerator encrypts/decrypts data, using an algorithm and implementation fully compliant with the advanced encryption standard (AES) defined in federal information processing standard (FIPS) publication 197.

The AES supports CTR, GCM, GMAC, CCM, ECB and CBC chaining modes for key sizes of 128 or 256 bits.

The AES performs 128-bit block cryptographic processing and implements both a 128-bit input buffer/FIFO and a 128-bit output buffer/FIFO.

This peripheral is not burst capable when doing GPDMA transfer. All transfers must be handled in single data mode by the GPDMA controller, since the peripheral sends a new GPDMA request each time an input/output 32-bit data is needed to be written/read. Then GPDMA performs a read/write access to the related 32-bit data register, with a programmed source/destination data width of 32-bit and a fixed addressing.



A channel 0 to 11 can be allocated (as well a channel 12 to 15, especially if the memory to be written is an external memory).

The table below summarizes the main peripheral characteristics: different hardware request signals to the GPDMA, peripheral bus on which the peripheral is connected, and corresponding peripheral register from/to which the GPDMA must be programmed to read/write.

**Table 39. AES peripheral information**

Peripheral request to GPDMA	Peripheral bus	Peripheral FIFO (unit, size)	Peripheral register access	Comments
aes_in_dma	AHB2	128-bit/4-word input buffer	Write 32-bit AES_DINR	Request for a new 32-bit input data to be written by the GPDMA
aes_out_dma		128-bit/4-word output buffer	Read 32-bit AES_DOUTR	Request for a new 32-bit output data to be read by the GPDMA

The table below shows the supported and recommended GPDMA settings to be used for serving the different peripheral requests: GPDMA port allocation, GPDMA channel allocation, and programmed GPDMA bursts in terms of data width and burst length (only single data mode).

**Table 40. GPDMA recommendation for AES**

GPDMA source/ destination port	GPDMA source/ destination burst		GPDMA channel	Comments
	GPDMA data width	GPDMA burst length		
Port 0 <sup>(1)</sup>	32-bit	1	0 to 11 typically	<p>The default recommended setting also balances bandwidth over each port (source port 0 to write to peripheral, destination port 1 to read from memory).</p> <p>GPDMA port selection for the source and the destination transfers can be changed to fit specific application needs.</p> <p>It is better to use channel 0 to 11 to let the other channels free for 2D operations, memory copies, or for peripherals requesting higher internal DMA FIFO size to manage burst operations.</p> <p>For improved burst performances, the channel allocation can be one of the channels 12 to 15 (with 8-word FIFO).</p>

1. By default, port 0 is recommended to access peripheral register, and port 1 to access memory, if no specific requirements.

### 3.6.3 Secure AES coprocessor (SAES)

The SAES is the secure AES version. All data described in Section 3.6.2 are valid. The only difference is the GPDMA request signal names (saes\_in\_dma and saes\_out\_dma).

## 3.7 GPDMA configuration for general-purpose I/Os

The general purpose I/Os (GPIO) or low-power general-purpose I/Os (LPGPIO) can also be controlled by the GPDMA, even if there is no specific hardware GPDMA request. The GPDMA in memory-to-memory configuration can control the I/Os (as well as the data in output for instance). For the LPGPIOs, the LPDMA can be functional even down to Stop 2 mode, to control up to 16 I/Os.

## 3.8 GPDMA configuration for external memories

### 3.8.1 Octo-SPI interface (OCTOSPI)

There are two instances of the Octo-SPI interface (OCTOSPI1 and OCTOSPI2).

The OCTOSPI supports most external memories, such as serial PSRAMs, serial NAND and serial NOR Flash memories, HyperRAM™ and HyperFlash™ memories.

The OCTOSPI in Indirect mode proposes a DMA mode for read/write data transfers to its peripheral registers. The OCTOSPI is burst capable via its embedded 32-byte FIFO.

The GPDMA request signal, octospix\_dma ( $x = 1, 2$ ), is used by the hardware to request a new burst to be read/written by the GPDMA whenever the peripheral needs it. The GPDMA reads/writes the OCTOSPI\_DR data register. This 32-bit data register can be accessed by a 32-bit word-aligned read access, with a programmed source data width being typically either 8-, 16-, or 32-bit and with a fixed addressing.

The burst is defined on the OCTOSPI side by programming the FIFO threshold FTHRES[4:0] in OCTOSPI\_CR with a 1-to 32-byte burst size.

The allocated GPDMA channel is recommended to be one of channel 12 to 15 with a large 32-byte FIFO. It can then perform bursts of a size equal to half of its FIFO size (up to 16-byte, 8-half-word, or 4-word bursts). This means programming a 15 decimal value on the OCTOSPI side (FTHRES[0] = 15).

Using a 32-bit data width is preferred for minimizing the AHB bus load, unless the application requires a byte-level or half-word data management.

The table below summarizes the main peripheral characteristics: hardware request signal to the GPDMA, peripheral bus on which the OCTOSPI is connected, and peripheral register from/to which the GPDMA must be programmed to read or write.

**Table 41. OCTOSPI peripheral information**

Peripheral request to GPDMA	Peripheral bus	Peripheral FIFO (unit, size)	Peripheral register access	Comments
octospix_dma ( $x = 1, 2$ )	AHB_OCTOSPix (dedicated target of bus matrix)	32-byte FIFO	Read/Write OCTOSPI_DR	OCTOSPI data register is recommended to be accessed by a programmed 4-word burst, when a 32-bit data width is applicable.

The table below shows the supported and recommended GPDMA settings to be used for serving the different peripheral requests: GPDMA port allocation, GPDMA channel allocation, and programmed GPDMA bursts in terms of data width and burst length (only single data mode).

**Table 42. GPDMA recommendation for OCTOSPI**

GPDMA destination port	GPDMA destination burst		GPDMA channel	Comments
	GPDMA data width	GPDMA burst length		
Port 1 <sup>(1)</sup>	4-word (preferred) else 8-half-word or 16-byte	1	12 to 15 for burst performances	The default port allocation (port 0 to peripheral, port 1 to external memory) enables to balance the bandwidth over each port for memory-to-peripheral and peripheral-to-memory transfers. It also avoids bursts to memory from impacting directly the latency of a peripheral access.  GPDMA port selection for the source and the destination transfers can be changed to fit specific application needs.  For improved burst performances, the channel allocation can be one of the channels 12 to 15 (with 8-word FIFO).

1. By default, port 1 is recommended to access external memory, if no specific requirements.

The maximum frequency of the OCTOSPI communication clock is 100 MHz in SDR and DTR modes (refer to the product datasheet for more details).



### 3.8.2 Flexible static memory controller (FSMC)

The FSMC (also named FMC) includes two memory controllers:

- synchronous/asynchronous NOR or PSRAM/SRAM/FRAM memory controller
- asynchronous NAND memory controller

There is no specific request from the FMC to ask for a GPDMA transfer. The GPDMA may be configured to perform data transfer for memory-to-memory transfers, with the FMC being either the source memory or the destination memory.

If the external memory is asynchronous, it is recommended to configure the GPDMA to perform transfers in single data mode only, and with a data width equal to the interface bus width of the memory (8- or 16-bit). Programming bursts must be avoided for not stalling the AHB bus and the allocated GPDMA port during a long time, and for not forcing other GPDMA requests to be served with a high latency.

If the external memory is a synchronous memory, read must also be configured as single transactions of 8- or 16-bit data width, for not stalling the AHB bus.

If the external memory is a synchronous memory, the FSMC must be written by GPDMA bursts, because the FMC implements a 16-word write FIFO. When this FIFO is full, the FSMC stalls the AHB bus and the allocated GPDMA until the burst completion. The memory must then be written by GPDMA blocks up to a size which corresponds to the write FIFO being full. The software must wait for the FSMC to have its FIFO empty before enabling another block transfer. The allocated GPDMA channel must be a channel 12 to 15, in order to be able to perform either 4-word, 8-half-word, or 16-byte bursts.

**Table 43. FMC peripheral information**

Peripheral request to GPDMA	Peripheral bus	Peripheral FIFO (unit, size)	Peripheral register access	Comments
-	AHB_FMC (dedicated target of bus matrix)	16-word write FIFO	-	Read/write access directly to the external FMC memory space

The table below shows the supported and recommended GPDMA settings to be used for serving the FMC: GPDMA port allocation, GPDMA channel allocation, and programmed GPDMA bursts in terms of data width and burst length.

**Table 44. GPDMA recommendation for FMC on read**

GPDMA source port	GPDMA source burst		GPDMA channel	Comments
	GPDMA data width	GPDMA burst length		
Port 1 <sup>(1)</sup>	8- or 16-bit	1	0 to 11	Read by single The default port allocation (port 0 to peripheral, port 1 to memory) also balances the bandwidth over each port for memory-to-peripheral and peripheral-to-memory transfers. GPDMA port selection for the FMC source transfer can be changed to fit specific application needs.

1. By default, port 1 is recommended to access external memory, if no specific requirements.

**Table 45. GPDMA recommendation for FMC on write**

GPDMA destination port	GPDMA destination burst		GPDMA channel	Comments
	GPDMA data width	GPDMA burst length		
Port 1 <sup>(1)</sup>	32-bit (preferred) else 8- or 16-bit	4-word (preferred) or 8-half-word or 16-byte	12 to 15 for write burst performances	<p>The default port allocation (port 0 to peripheral, port 1 to memory) enables to balance the bandwidth over each port for memory-to-peripheral and peripheral-to-memory transfers. It also avoids write bursts to memory from impacting directly the latency of a peripheral access.</p> <p>GPDMA port selection for the FMC destination transfer can be changed to fit specific application needs.</p> <p>For improved write burst performances, the channel allocation can be one of the channels 12 to 15 (with 8-word FIFO).</p>

1. If no specific requirements, by default, port 1 is assigned to memory access.

## 4 System performance

The microcontroller architecture needs to be understood in order to control that the different GPDMA requested transfers can be efficiently performed: transferred in due time (with an acceptable latency and completion time versus the application requirements) while optimizing the bus bandwidth efficiency, and minimizing the resource utilization/load (bus/resource utilization, bus overhead, AHB/APB frequencies).


The previous sections refined the GPDMA characteristics, and provided user guidelines to get the best performances for serving a GPDMA data transfer. The following sections describe other key points which impact this performance.

### 4.1 System bus

STM32U575/585 devices embed a multi-master/multi-slave architecture (see [Figure 2](#)) and features a 32-bit multilayer AHB bus matrix that interconnects:

- Up to 11 masters:
  - Fast C-bus, connecting Cortex-M33 with TrustZone mainline and FPU core C-bus to the internal SRAM through the instruction cache
  - Slow C-bus, connecting Cortex-M33 with TrustZone mainline and FPU core C-bus to the internal SRAM through the instruction cache
  - Cortex-M33 with TrustZone mainline and FPU core S-bus (three masters connected to three internal SRAMs without latency)
  - Cortex-M33 with TrustZone mainline and FPU core S-bus connected to the external memories through the data cache
  - GPDMA1 featuring two master ports
  - SDMMC1/2 peripheral bus
  - Chrom-ART Accelerator (DMA2D) bus
- Up to 10 slaves:
  - internal Flash memory interfaces connected to the multi-layer bus matrix
  - main internal SRAM1 and auxiliary internal SRAMs (SRAM2, SRAM3)
  - AHB1 peripherals including AHB-to-APB bridges and APB peripherals
  - AHB2 peripherals (such as OCTOSPI1, OCTOSPI2, FMC, or DCMII/PSSI)
  - SmartRun domain (SRD) AHB3 peripherals and SRAM4, including AHB to APB bridge and APB peripherals (connected to APB3)
  - FMC
  - OCTOSPI1/2


Masters and slaves are connected via a multi-layer bus matrix that ensures concurrent access and efficient operation, even when several high-speed peripherals work simultaneously.

**Figure 2. STM32U575/585 system architecture**


The SRD peripherals can be accessed by the GPDMA during Run, Sleep, and Stop1 modes. The SRD consists of a LPDMA (low-power DMA) that can be active during the low-power Stop 2 mode. The SRD architecture features a 32-bit AHB bus matrix that interconnects:

- Two masters:
  - main AHB bus matrix
  - LPDMA featuring one master port, no FIFO, and single AHB transactions only
- Two slaves:
  - AHB3 peripherals including AHB to APB bridge connected to APB3
  - internal SRAM4

Figure 3. SRD system architecture




## 4.2 GPDMA

The GPDMA has two master ports for parallelization of AHB transfers. Simultaneous transfers via the two ports is possible. A GPDMA arbitration occurs for each port as follows:

- a priority-based arbitration (see Figure 1) between the 16 possible requested FIFO-based read bursts
- a priority-based arbitration (see Figure 1) between the 16 possible requested FIFO-based write bursts
- a final round-robin arbitration stage between read and write

The GPDMA port 0 has a direct connection with APB1/APB2 peripherals as shown in the figure below.

Figure 4. Latency optimization (APB1/2 peripherals mapped on GPDMA port0)



The strategy and guidelines to be applied for the GPDMA port allocation and the priority assignment are detailed in Section 2.3 and Section 2.4 .

## 4.3 Bus matrix

The multi-layer AHB bus matrix allows parallel access to a number of shared AHB slaves from a number of different AHB masters. The bus matrix improves the transfer parallelism, and contributes to reduce the transfer execution time and to optimize the shared resources utilization.

### 4.3.1 AHB bus definitions

- AHB master: a bus master initiates read/write AHB single/burst transfer. Only one master can get bus ownership at a given time.
- AHB slave: a bus slave responds to the AHB transfer from a master. The bus slave routes signals back to the master to inform about the access success, failure or waiting states.
- AHB arbiter: a bus arbiter ensures that only one master can access a slave at a given time.
- AHB bus matrix: a switch matrix that interconnects AHB masters to AHB slaves. It implements a round-robin AHB arbiter for each slave.


### 4.3.2 Bus matrix round-robin arbitration

A bus matrix arbitration is implemented for each slave in order to arbitrate its access from concurrent masters. This round-robin arbitration allows a fair distribution of the shared resource over the time (see the example in [Figure 5](#)) and a bounded latency. Round robin algorithm is implemented with the following rules:

- A round-robin quantum is one AHB transfer. There is bus switching on every transfer if another master port waits for the access to a slave.
- A master port has a defined default slave.
  - When accessing a default slave, a master port gets:
    - 0-cycle arbitration penalty when it first accesses the default slave (provided that the bus is free/idle)
    - 0-cycle re arbitration penalty, and is immediately granted to reaccess the default slave with a back-to-back transaction, if there is no other master waiting for the shared slave
  - When accessing a non-default slave, a master port gets:
    - 1-cycle arbitration penalty when it first accesses the non-default slave (provided that the bus is free/idle)
    - 1-cycle re arbitration penalty to be granted to reaccess the non-default slave if there is at least one dead clock cycle/wait state between its back-to-back transfers (even if no other master waiting for the shared slave).
    - 0-cycle re arbitration penalty to be granted to reaccess the non-default slave if there is no dead clock cycle/wait state between its back-to-back transfers (if no other master waits for the shared slave).

The figure below shows an example where both the CPU and GPDMA try to access SRAM1.


**Figure 5. Example of CPU and GPDMA requesting an access to SRAM1**



In case of concurrent accesses from the CPU and the GPDMA, the bus matrix arbitration rules the access to the SRAM1. If the last access is from the CPU, during the next access, the GPDMA wins the bus, and accesses SRAM1. After the CPU can again access SRAM1.

The transfer latency initiated by one master to access a slave depends on the number of other pending transfers initiated by other masters to access the same AHB slave. The figure below details another example where four masters try to access SRAM1 simultaneously.

**Figure 6. Example of four master requesting an access to SRAM1**



The latency associated to the GPDMA (burst) transfer to access the bus and SRAM1 in the example above, is increased by the sum of execution times of all pending requests coming from the other masters. If the DMA2D accesses the SRAM1 in burst mode for example, the GPDMA access latency is increased by the latency of the DMA2D burst.

*Note: The latency due to CPU transfers issued by LDM/STM instructions can be reduced by configuring the compiler to split load/store multiple instructions into single load/store instructions.*

## 4.4 Bus (AHB and APB) switches

As depicted in Figure 4, STM32U575/585 devices embed several AHB/APB switches in order to decode/multiplex the AHB/APB signals.

A bus switch adds no cycle penalty to a transfer latency/execution time.

## 4.5 SRAMs

### 4.5.1 Transfer latency and execution time

The SRAM access latency is the SRAM execution time for completing a burst/single read/write access, seen from the AHB bus interface.

A GPDMA write is a non-bufferable write. In STM32U575/585 devices, a bufferable write access is restricted to a CPU access to an external memory via the data cache.

An SRAM introduces no additional wait-state for an AHB access. An 8-, 16-, or 32-bit GPDMA transfer that accesses an SRAM in read or write, as a single, takes 2 AHB clock cycles so that the access is completed (one for the address phase, one for the data phase).

For completion at the SRAM bus interface:

- A GPDMA single transfer (1x NONSEQ) takes 2 cycles.
- A GPDMA 4-beat incremented burst transfer (1x NONSEQ + 3x SEQ) takes 5 cycles.

At the SRAM bus interface, it takes 8 AHB clock cycles via singles versus 5 cycles via a burst to transfer 4 words in SRAM at consecutive address locations (with transfer not arbitrated and preempted by other concurrent ones in front).

The GPDMA inserts also 1 cycle between two memory accesses. The bus matrix inserts another cycle if the addressed SRAM is not the default slave (if SRAM1 is not accessed by the GPDMA port1). Consequently, for completion:

- A GPDMA single read/write transfer to SRAM takes 3 to 4 cycles.
- A GPDMA 4-word incremented burst read/write transfer to SRAM takes 6 to 7 cycles.



The table below gives the latency for completion of a programmed (half) transfer to the SRAM, depending on the allocated channel and its FIFO size (see Section 2.2 and Section 2.5 ).

**Table 46. GPDMA read/write transfer to SRAM latency (4-beat burst versus single)**

Programmed GPDMA (half) transfer (from/to FIFO to/from SRAM)	Channel number	Read/Write latency (cycles)
Single	0 to 11	3 to 4
	12 to 15	
4-word incremented burst	0 to 11 <sup>(1)</sup>	3 to 4 <sup>(2)</sup>
	12 to 15	6 to 7

1. A channel 0 to 11 has a 2-word FIFO. A programmed 4-word burst is then implemented via 4 singles.
2. Latency for an implemented single.

If the first transfer latency is increased by 3 cycles, the latency for 4 words is decreased of 3 cycles. A buffer transfer is earlier completed by performing bursts versus singles.

#### 4.5.2 Transfer rate/throughput and bandwidth

Beside this SRAM transfer latency, it is important to consider the performance in terms of how much fast (consecutive) transfers can happen (maximum achievable data throughput).

The SRAM throughput is the number of transferred data per second. For a given AHB operating frequency, the SRAM throughput is the number of (recommended 32-bit) data transferred per AHB clock cycles.

The 32-bit AHB bus architecture consists of :

- a dedicated address bus
- a separated bus for read and write data
- 1-cycle pipelined transfers in terms of address and data (on a same clock cycle, the address of a transfer occurs meanwhile the data phase of the previous transfer)

The SRAM introduces no penalty. A transfer rate of one 32-bit read or write per cycle can then be sustained. The GPDMA and the AHB bus cannot achieve such a high throughput.

The table below provides the achieved transfer rate for copying a buffer via a GPDMA channel in memory-to-memory mode, when both the source buffer and the destination buffer are located in SRAM, depending on the allocated channel and the programmed burst length.

**Table 47. GPDMA in memory-to-memory mode, SRAM (read+write) transfer rate (4-beat burst versus single)**

Programmed GPDMA (half) transfer to/from SRAM	Channel number	Number of cycles (per transferred data/beat)	Transfer rate with a 100 MHz AHB clock (Mtransfer/s)
single	0 to 11	3.5 to 4	25 to 28
	12 to 15	2 to 4 <sup>(1)</sup>	25 to 50
4-word incremented burst	0 to 11 <sup>(2)</sup>	3.5 to 4	25 to 28
	12 to 15	1.6 to 2.2	45 to 62

1. The improvement between a channel 12 and a channel 0 on single transfers (2 cycles versus 3,5) is due to the fact that the 8-word FIFO is earlier ready than a 2-word FIFO to perform a next single.
2. A channel 0 to 11 has a 2-word FIFO. A programmed 4-word burst is then implemented via 4 singles. Throughput is the same as with single.

The previous table highlights that a channel 12 to 15 that is programmed with 4-word burst can consume only 1,6 cycles in average per transferred word/beat, versus a minimum of 3,5 cycles in average on an allocated channel 0 to 11 and single word transfers. Consequently, programming bursts on an allocated channel which is burst-capable is around twice more efficient than performing singles:

- For a given buffer copy, the required GPDMA traffic consumes half less the bus.
- For a given bandwidth budget, the GPDMA transfer rate performance is twice higher.

The advantage of performing transfers to/from SRAM by burst transfers versus single is two-fold:

- The achievable transfer rate is higher, enabling to sustain more performance.
- The bus load/utilization is lower, freeing the bus (as well as bus matrix and other master ports in front) for other concurrent transfers to operate at the given frequency, or/and enabling to operate at a lower frequency for a given traffic.

For memory-to-memory GPDMA transfers to SRAM, it is recommended to allocate a GPDMA channel 12 to 15, and to program bursts (of length 4 and of 32-bit data width) as much as possible. The performances are not then limited by the peripheral side, as it is the case for peripheral-to-memory and memory-to-peripheral transfers.

## 4.6 AHB-to-APB bridges

An APB peripheral generates a hardware request to the GPDMA. The allocated and configured GPDMA channel generates either a read transfer from the corresponding APB register (in memory-to-peripheral mode), or a write transfer to the APB register (in peripheral-to-memory mode).

Section 3 details the exhaustive list of APB peripherals working in DMA mode, and their corresponding GPDMA programming. In this section it is recommended that the GPDMA generates only single transfers (GPDMA burst of length 1) as a read or as a non-bufferable write to an APB register.

### 4.6.1 AHB-to-APB bridge arbitration

APB1 and APB2 peripherals can be accessed concurrently either from the GPDMA master port 0 via the direct path, or from any of the CPU or the GPDMA master port 1 via the AHB switch on the AHB1 output path of the bus matrix.

Concurrent access is resolved at AHB-to-APB bridge level, by a round-robin arbitration with a quantum of one APB transfer.

There is no arbitration inside the AHB-to-APB bridge in front of the APB3.

### 4.6.2 AHB-to-APB clock ratio

The transfer latency to an APB peripheral register is impacted by the clock ratio between APB and AHB clocks. The best case is achieved with a ratio of 1. When the APB clock runs lower than the AHB clock, the latency is increased.

### 4.6.3 AHB-to-APB bridge transfer latency

From the AHB interface of the AHB-to-APB bridge, a GPDMA transfer execution time/latency, as a single, to the APB peripheral register by the GPDMA is shown in the table below (when there is no concurrent/pending transfer from another master to an APB1 or APB2 peripheral).

**Table 48. AHB-to-APB bridge read/write (single) transfer latency to APB register**

AHB/APB clock ratio	Read latency (AHB clock cycles)	Write latency (AHB clock cycles)
1:1	4	4 to 5
1:2		5 to 6
1:4		9 to 12
1:8		17 to 24

The GPDMA adds one clock cycle latency, and the bus arbitration may add one clock cycle. The GPDMA transfer latency for completion of a single read/write to an APB peripheral register is detailed in the table below, provided that:

- neither another GPDMA channel, nor the CPU generates a concurrent traffic to the addressed APB1/2/3 bus
- the APB peripheral does not insert any wait state

**Table 49. GPDMA read/write transfer latency to APB register**

AHB/APB clock ratio	Read latency (AHB clock cycles)	Write latency (AHB clock cycles)
1:1		5 to 6
1:2		6 to 8
1:4		10 to 14
1:8		18 to 26

## Revision history

**Table 50. Document revision history**

Date	Version	Changes
24-Sept-2021	1	Initial release.
3-Dec-2021	2	Updated the whole content of this document.
13-Dec-2021	3	Updated <a href="#">Section 3.5.1</a> Low-power timers (LPTIM1/2/3/4).

## Contents

<b>1</b>	<b>General information</b>	<b>2</b>
<b>2</b>	<b>GPDMA general guidelines</b>	<b>3</b>
2.1	GPDMA overview	3
2.2	GPDMA channel allocation	3
2.3	GPDMA port selection	4
2.4	GPDMA channel priority	4
2.5	GPDMA burst	5
2.6	GDMA request	7
<b>3</b>	<b>Peripherals, memories, and GPDMA configuration</b>	<b>8</b>
3.1	GPDMA configuration for internal memories	8
3.2	GPDMA configuration for analog peripherals	9
3.2.1	Analog-to-digital converter ADC1	9
3.2.2	Analog-to-digital converter ADC4	10
3.2.3	Digital-to-analog converter DAC	11
3.3	GPDMA configuration for graphic peripheral DCMI (digital camera interface)	12
3.4	GPDMA configuration for communication, audio and mathematical peripherals	13
3.4.1	Peripheral synchronous slave interface (PSSI)	13
3.4.2	Inter-integrated circuit interface (I2C)	14
3.4.3	Universal synchronous/asynchronous/low-power receiver transmitter (USART/UART/LPUART)	15
3.4.4	Serial peripheral interface (SPI)	17
3.4.5	Serial audio interface (SAI)	18
3.4.6	USB Type-C®/USB Power Delivery interface (UCPD)	19
3.4.7	Audio/multi-function digital filter (ADF/MDF)	20
3.4.8	Filter math accelerator (FMAC)	21
3.4.9	CORDIC co-processor	22
3.5	GPDMA configuration for timers	23
3.5.1	Low-power timers (LPTIM1/2/3/4)	23
3.5.2	Basic timers (TIM6/7)	25
3.5.3	General-purpose timers (TIM2/3/4/5/15/16/17)	26
3.5.4	Advanced-control timers (TIM1/8)	28
3.6	GPDMA configuration for cryptographic peripherals	29
3.6.1	Hash processor (HASH)	29
3.6.2	AES hardware accelerator (AES)	30
3.6.3	Secure AES coprocessor (SAES)	31
3.7	GPDMA configuration for general-purpose I/Os	31

<b>3.8</b>	GPDMA configuration for external memories .....	<b>32</b>
<b>3.8.1</b>	Octo-SPI interface (OCTOSPI) .....	32
<b>3.8.2</b>	Flexible static memory controller (FSMC) .....	33
<b>4</b>	<b>System performance</b> .....	<b>35</b>
<b>4.1</b>	System bus .....	35
<b>4.2</b>	GPDMA .....	37
<b>4.3</b>	Bus matrix .....	38
<b>4.3.1</b>	AHB bus definitions .....	38
<b>4.3.2</b>	Bus matrix round-robin arbitration .....	38
<b>4.4</b>	Bus (AHB and APB) switches .....	40
<b>4.5</b>	SRAMs .....	40
<b>4.5.1</b>	Transfer latency and execution time .....	40
<b>4.5.2</b>	Transfer rate/throughput and bandwidth .....	41
<b>4.6</b>	AHB-to-APB bridges .....	42
<b>4.6.1</b>	AHB-to-APB bridge arbitration .....	42
<b>4.6.2</b>	AHB-to-APB clock ratio .....	42
<b>4.6.3</b>	AHB-to-APB bridge transfer latency .....	42
	<b>Revision history</b> .....	<b>44</b>
	<b>List of tables</b> .....	<b>47</b>
	<b>List of figures</b> .....	<b>48</b>

## List of tables

<b>Table 1.</b>	GPDMA channel number and FIFO size . . . . .	3
<b>Table 2.</b>	Maximum achievable GPDMA burst length versus data width and channel number . . . . .	6
<b>Table 3.</b>	ADC1 peripheral information . . . . .	10
<b>Table 4.</b>	GPDMA recommendation for ADC1 . . . . .	10
<b>Table 5.</b>	ADC4 peripheral information . . . . .	10
<b>Table 6.</b>	GPDMA recommendation for ADC4 . . . . .	11
<b>Table 7.</b>	DAC peripheral information . . . . .	11
<b>Table 8.</b>	GPDMA recommendation for DAC . . . . .	12
<b>Table 9.</b>	DCMI peripheral information . . . . .	12
<b>Table 10.</b>	GPDMA recommendation for DCMI . . . . .	13
<b>Table 11.</b>	PSSI peripheral information . . . . .	13
<b>Table 12.</b>	GPDMA recommendation for PSSI . . . . .	14
<b>Table 13.</b>	I2C peripheral information . . . . .	15
<b>Table 14.</b>	GPDMA recommendation for I2C . . . . .	15
<b>Table 15.</b>	U(S)ART and LPUART peripheral information . . . . .	16
<b>Table 16.</b>	GPDMA recommendation for U(S)ART and LPUART . . . . .	16
<b>Table 17.</b>	SPI peripheral information . . . . .	17
<b>Table 18.</b>	GPDMA recommendation for SPI . . . . .	18
<b>Table 19.</b>	SAI peripheral information . . . . .	19
<b>Table 20.</b>	GPDMA recommendation for SAI . . . . .	19
<b>Table 21.</b>	UCPD peripheral information . . . . .	20
<b>Table 22.</b>	GPDMA recommendation for UCPD . . . . .	20
<b>Table 23.</b>	ADF/MDF peripheral information . . . . .	21
<b>Table 24.</b>	GPDMA recommendation for ADF/MDF . . . . .	21
<b>Table 25.</b>	FMAC peripheral information . . . . .	22
<b>Table 26.</b>	GPDMA recommendation for FMAC . . . . .	22
<b>Table 27.</b>	CORDIC peripheral information . . . . .	23
<b>Table 28.</b>	GPDMA recommendation for CORDIC . . . . .	23
<b>Table 29.</b>	LPTIM1/2/3 peripheral information . . . . .	24
<b>Table 30.</b>	GPDMA recommendation for LPTIM1/2/3 . . . . .	25
<b>Table 31.</b>	TIM6/7 peripheral information . . . . .	25
<b>Table 32.</b>	GPDMA recommendation for TIM6/7 . . . . .	26
<b>Table 33.</b>	TIM2/3/4/5/15/16/17 peripheral information . . . . .	27
<b>Table 34.</b>	GPDMA recommendation for TIM2/3/4/5/15/16/17 . . . . .	27
<b>Table 35.</b>	TIM1/8 peripheral information . . . . .	29
<b>Table 36.</b>	GPDMA recommendation for TIM1/8 . . . . .	29
<b>Table 37.</b>	HASH peripheral information . . . . .	30
<b>Table 38.</b>	GPDMA recommendation for HASH . . . . .	30
<b>Table 39.</b>	AES peripheral information . . . . .	31
<b>Table 40.</b>	GPDMA recommendation for AES . . . . .	31
<b>Table 41.</b>	OCTOSPI peripheral information . . . . .	32
<b>Table 42.</b>	GPDMA recommendation for OCTOSPI . . . . .	32
<b>Table 43.</b>	FMC peripheral information . . . . .	33
<b>Table 44.</b>	GPDMA recommendation for FMC on read . . . . .	33
<b>Table 45.</b>	GPDMA recommendation for FMC on write . . . . .	34
<b>Table 46.</b>	GPDMA read/write transfer to SRAM latency (4-beat burst versus single) . . . . .	41
<b>Table 47.</b>	GPDMA in memory-to-memory mode, SRAM (read+write) transfer rate (4-beat burst versus single) . . . . .	41
<b>Table 48.</b>	AHB-to-APB bridge read/write (single) transfer latency to APB register . . . . .	42
<b>Table 49.</b>	GPDMA read/write transfer latency to APB register . . . . .	43
<b>Table 50.</b>	Document revision history . . . . .	44



## List of figures

<b>Figure 1.</b>	GPDMA arbitration policy . . . . .	5
<b>Figure 2.</b>	STM32U575/585 system architecture . . . . .	36
<b>Figure 3.</b>	SRD system architecture . . . . .	37
<b>Figure 4.</b>	Latency optimization (APB1/2 peripherals mapped on GPDMA port0) . . . . .	37
<b>Figure 5.</b>	Example of CPU and GPDMA requesting an access to SRAM1 . . . . .	39
<b>Figure 6.</b>	Example of four master requesting an access to SRAM1 . . . . .	40

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to [www.st.com/trademarks](http://www.st.com/trademarks). All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2021 STMicroelectronics – All rights reserved