

---

## How to design an application from draft with STNRG012

### Introduction

This application note provides information for developing applications with the STNRG012 digital combo multi-mode PFC and time-shift LLC resonant controller.

The STNRG012 is an STMicroelectronics® digital device tailored for SMPS applications. It embodies a multi-mode (transition-mode and DCM) PFC controller, a high voltage double-ended controller for the LLC resonant half-bridge, an 800 V-rated start-up generator and a sophisticated digital engine, that manages optimal operation of three blocks. The device is able to manage both AC and DC input voltage.

All the key application parameters of the device are stored into an internal NVM (non-volatile memory), allowing wide configurability and calibration.

This application note details the steps for developing an application with the STNRG012, from the application layout to the NVM final tuning, including the initial programming of the NVM. For any other information about the STNRG012 product, please refer to the STNRG012 datasheet on [www.st.com](http://www.st.com).

## 1 Design power stages

Start designing the power stages as if it is a fully analog design. The STNRG012 allows the use of existing analog design with a digital controller with few modifications.

The design of the PFC stage is a standard TM PFC. During design, fixed thresholds must be taken into account, in particular PFC OC1 and PFC OC2 comparator thresholds. The PFC ZCD sensing design is easily achieved by following the layout suggestions. Finally, the bulk resistor voltage divider has to be chosen according to the application. Usually, the standard ratio  $k = 5.16 \cdot 10^{-3}$  (i.e. 484.5 V on bulk voltage correspond to 2.5 V on PFC\_FB pin) is suggested.

During the design of the LLC stage, the split capacitor and the series shunt resistor must be chosen as a trade-off taking into account the LLC OC2 threshold but also the available LLC\_CS signal at the maximum working frequency (i.e. at the minimum time shift) of the application. The secondary side compensation network could be a single pole compensation, thanks to the patented Symmetric Time Shift Control. The footprints of a speed-up network could be foreseen in order to improve the response in case of fast load transients. The LLC auxiliary winding turn ratio must be chosen in order to supply the application after power-on. In addition, a resistor voltage divider has to be connected from the LLC auxiliary winding to the LLC\_AUX pin for the overvoltage protection.

## 2 Layout the application

During layout design, attention must be given to the position of the PFC and LLC stages: all the suggestions for analog designs are still valid (separated ground returns, avoid putting high impedance signals below coils and transformers, signal and power traces as short as possible, put filters for signals near IC pins and refer their ground to signal ground, and so on), but the complexity to design 2-stages with a single IC is still unlikely to be successful even if all these suggestions are followed.

For example, if PFC and LLC stages are away from each other, some traces are longer than others. In this case, the suggestion is to design with the IC near the PFC MOSFET and its current sense, because the LLC stage is less susceptible to signal degradation, provided signal R-C filters are put near IC pins. Also ensure that the LLC signal connections are not placed near high voltage switching connections (i.e. half-bridge node and the high-voltage floating structure for HVG).

The IC has two ground returns, to increase the noise immunity: power ground on the PGND pin and signal ground on the SGND pin. Both grounds have to be connected together as close as possible to the IC. Then, route the PGND to the center star ground below the bulk capacitor, while using the SGND to connect the filters to ground. It is recommended to put the LLC current sense resistor (connected in series with the split capacitor and towards ground) near the signal ground pin of the IC, to reduce the path to the LLC\_CS pin.


Attention must be given to maximum ratings of the pins and the use of resistors dividers to match signals to the pin range of the IC.

Layout suggestions are described hereafter for each pin or structure.

### 2.1 BOOT pin1, HVG pin 2, FGND pin 3

The BOOT, HVG and FGND pins are connected to the internal HV floating high-side driver for the upper MOSFET of the LLC resonant section. An external bootstrap diode is necessary to charge the bootstrap capacitor during LVG on phase, in order to supply the floating structure during HVG on phase. Connect the FGND pin directly to the source of the high-side MOSFET with a dedicated connection and reduce the loop area from the HVG pin to the FGND pin to reduce switching emission.


Figure 1. BOOT, HVG and FGND circuit diagram.



## 2.2 LVG pin 5

The LVG pin is the low-side gate drive output and it is connected to the gate of the low-side MOSFET of the resonant half-bridge converter. Reduce the loop area from the LVG pin to PGND pin and keep the power loop as short as possible to reduce switching emission.


Figure 2. LVG circuit diagram.



## 2.3 TX pin 6, RX pin 7

The TX and RX pins are used for the UART communication for the monitoring function and are shared with the I2C interface for the EEPROM communications. The TX and RX names refer to the device for the UART interface. Regarding the I2C interface, the clock signal SCL is implemented on the RX pin while the data signal SDA is implemented on the TX pin. The EEPROM address must be hardwired at 100.


Figure 3. TX and RX circuit diagram.



## 2.4 LLC\_CS pin 8

The LLC\_CS pin is connected to the resonant current sense resistor through a low-pass filter to reduce noise. It is recommended to put the current sense resistor (connected in series with the split capacitor and towards ground) near the SGND pin, to reduce the path to the LLC\_CS pin. The low-pass filter must have a time constant that filters the switching noise but has a negligible time delay for the resonant current sensing. In addition, the low-pass filter must be placed near the pin with ground referred to the SGND pin.


Figure 4. LLC\_CS circuit diagram.



## 2.5 LLC\_AUX pin 9

The LLC\_AUX pin is used to sense the LLC auxiliary voltage for output overvoltage protection and to drive the external burst mode. It is connected with a resistor divider to the auxiliary coil of the LLC transformer, to sense the output voltage. OVP and external burst mode thresholds must be kept in mind when designing the LLC\_AUX network.


Figure 5. LLC\_AUX circuit diagram.



## 2.6 LLC\_FB pin 10

The LLC\_FB pin is used to sense the feedback signal coming from the secondary side through a low-pass filter to reduce noise. It is recommended to refer both the feedback circuitry and the low-pass filter to the SGND pin, to increase the noise immunity. It is suggested to design the resistor divider from the VCORE pin to the LLC\_FB pin in order to set the voltage just above the FSR of the internal ADC on the LLC\_FB pin that is 2.5 V.


Figure 6. LLC\_FB circuit diagram.



## 2.7 PFC\_ZCD pin 11

The PFC\_ZCD pin is connected to the ZCD signal coming from the auxiliary coil of the PFC inductor, with a resistor divider. Even though thresholds are NVM selectable, when the mains peak becomes similar to bulk voltage, the signal is very small. A signal diode with anode connected to the PFC\_ZCD pin can be used to improve the ZCD signal instead of the lower resistor of the divider. The minimum ZCD resistor value depends on the minimum ZCD auxiliary winding voltage and on the maximum clamped pin current of 2 mA.

Figure 7. PFC\_ZCD circuit diagram.




## 2.8 PFC\_CS pin 12

The PFC\_CS pin is connected to the PFC sense resistor through a low-pass filter to reduce noise. The low-pass filter must have a time constant that filters the gate turn-on noise but has a negligible time delay for the PFC current sensing. Also, the low-pass filter must be placed near the pin with ground referred to the SGND pin.

The PFC\_CS pin is used both for the overcurrent protections and for the THD improver: calculated on-time is applied when PFC\_CS voltage exceeds the internal threshold.


**Figure 8. PFC\_CS circuit diagram.**



## 2.9 PFC\_FB pin 13

The PFC\_FB pin is connected to the bulk voltage resistor divider with a low-pass filter to reduce noise. Both the low-side of the resistor divider and the low-pass filter must be placed near the pin, with ground referred to the SGND pin.

**Figure 9. PFC\_FB circuit diagram.**



### 2.10 VCORE pin 14

The VCORE pin is connected to the internal Vcore, derived from Vcc. Bypass this pin with a 1 uF ceramic capacitor to SGND.

This pin can be used to supply the EEPROM, as well as the feedback and any other circuitry.


### 2.11 SGND pin 15, PGND pin 16

The SGND pin is the ground current return for the signal parts of the IC, while the PGND pin is the ground current return for both the PFC gate driver and the low-side gate driver of the half-bridge.

The SGND and PGND pins must be connected together as close as possible to the IC.

Keep the PCB trace that goes from the PGND pin to the sources of the PFC and the low-side LLC MOSFETs separated from the trace that collects the grounding of the bias components and connected to the SGND pin.


**Figure 10. VCORE, SGND and PGND circuit diagram.**



### 2.12 PFC\_GD pin 17


The PFC\_GD pin is the PFC gate drive pin and it is connected to the gate of the PFC MOSFET. During turn-on and turn-off, the gate current flows also through the sense resistor and could interfere with the PFC current sense. Reduce the loop area from the PFC\_GD pin to the PGND pin to increase noise immunity and reduce switching emission. The power loop must be kept as short as possible.



**Figure 11. PFC\_GD circuit diagram.**


### 2.13 VCC pin 18


The VCC pin is used to supply voltage to both signal parts of the IC and the gate-drivers. Bypass this pin with a 1 uF ceramic capacitor to the PGND. During startup, capacitors connected to the pin are charged by HVSU from the VAC pin. As soon as the PFC is switched on, the auxiliary winding from the PFC inductor must sustain the Vcc high. During the run mode, the auxiliary winding connected to the LLC transformer must sustain the entire application. When designing the application, ensure that the voltage on this pin does not exceed the minimum value of the internal Zener clamp that is 19 V. For this reason, a series regulator is strongly recommended.

**Figure 12. VCC circuit diagram.**


### 2.14 VAC pin 20

The VAC pin is used to sense the mains and to charge Vcc capacitors during the startup. The rectification must be done with a couple of diodes connected directly to the mains, before the input full bridge rectifier but after the input filter. Please note that the device is sensing a low frequency signal (100 Hz ÷ 120 Hz) therefore an economical standard diode should be used (like 1N4007 or similar). Using an ultrafast rectifier does not add any benefit; depending on the board, it could even have the drawback of injecting noise on the VAC pin. Please consider the STNRG012 does not include the X-CAP discharge function.

Figure 13. VAC circuit diagram.



## 3 NVM parameter programming

In order to modify NVM parameters and check EEPROM content, connect the STEVALPCC020V2 board both to the PC and to the STNRG012. A graphical user interface (GUI) allows to modify NVM parameters and to check EEPROM content in an easy way. For more information about the STEVAL-PCC020V2 board and the GUI, please refer to the STEVALPCC020V2 user manual UM2342. Enter the ATE mode using the GUI and read the default NVM of the IC. Use the default NVM as a starting point: this NVM has all the protections enabled with latched behavior and this should avoid any damage to the board in case of failure. In case no external EEPROM is used, be sure that "Patch upload from EEPROM" is disabled, otherwise the system does not start. In the other case, the patch upload can be left enabled but the EEPROM must be completely initialized to zero. For any information about all the NVM parameters, please refer to UMxxxx – STNRG012 NVM parameters description.

### 3.1 PFC parameters

Start setting up the PFC parameters:

- Use low Ki and Kp parameters to have a slow response of the PFC and keep disabled the "PFC boost exiting burst" feature. These parameters are tuned after the application is running, to improve the behavior of the PFC response of a load transient.
- Set "PFC MOSFET LEB" to the middle value 267 ns. This parameter is adjusted after the application is running, checking if the PFC MOSFET is prematurely turned off due to the capacitive spike, especially at high mains.
- Set to zero both the THD improver parameters and disable the PFC THD optimizer.
- Set the "PFC maximum power" to 2 times the value obtained using the formula in "PFC power calculation" paragraph in UM2837 on [www.st.com](http://www.st.com). Hereafter is reported the final formula:

$$PFC \text{ maximum power} = 2 \cdot \frac{P_{MAX} \cdot L_{PFC}}{7.62 V \cdot \mu s}$$

Please consider the "PFC maximum power" is used to calculate the on-time of the PFC when the input is DC (in this case the PFC always works in DCM with the exception of the soft-start).

- Set the "PFC pss" to 1/5 of the "PFC maximum power" parameter.
- Set the "PFC pcc" to the maximum. This parameter could be reduced after burst mode is fully working. Please check the burst mode at lower voltage in case the application is designed to work in the extended input voltage range (from 90 Vac to 305 Vac).
- Set "PFC Min Pin Vskip", "PFC Max Pin Vskip (delta)", "PFC Delta Pin Vskip" and "PFC maximum DCM power" parameters to the minimum value. The correct values are set with the PFC tuning tool after the application is running.
- Set the "PFC Min Tsw Vskip" and the "PFC Max Tsw Vskip" parameters considering the design specifications. Please consider the device does not use the "PFC Min Tsw Vskip" and "PFC Max Tsw Vskip" for changing PFC mode in case of high voltage (265 Vac if the NVM parameter PFC high voltage range is disabled, 305 Vac in case the NVM parameter PFC high voltage range is set to 11%). Especially with this high input voltage the user should check the behavior of the device in the transition from 3 valley skipping to DCM (and opposite). Please read the NVM fine-tuning chapter for more details.
- Set the "Skipping area threshold" to zero. The final value is set after the application is running with the PFC tuning tool.
- "PFC high input voltage range": as mentioned before the STNRG012 is able to work with extended input voltage (90 Vac up to 305 Vac). In case the application is designed to work with high input range (input voltage bigger than 265 Vac) enable the PFC high input voltage range (uses the +11% choice); in this case please change the PFC output partitioning as a consequence: instead of standard ratio  $k = 5.16 \cdot 10^{-3}$ , change it to an 11% lower value so about  $k_{high\_input\_voltage} = 4.59 \cdot 10^{-3}$ .
- Set the "PFC Vout target" according to the resistor divider from bulk voltage and the desired PFC output voltage. Please consider that, in case the "PFC high input voltage range" is set to +11%; the values shall be scaled considering that the output voltage of the PFC is higher than 11%.
- Set the "PFC Vout SS end (delta)" at the voltage the LLC has to start. The lowest value of 19.5 mV is the best one in case there are no preferences (the lower the delta value, the higher the voltage at which LLC starts).

- Set the “PFC UVP threshold (delta)” to the desired value, considering the design specifications. As a starting point, the lowest value 0.156 V is the best because it avoids the system to work deep below resonance.
- Set the “PFC SW OVP threshold (delta)” to the middle selection 78.1 mV.

### 3.2 LLC parameters

Continue setting the LLC parameter:

- Select the range the LLC works, considering the resonance frequency. As a rule of thumb, considering a system designed to work near resonance in nominal condition, if the resonance frequency is greater than 70 kHz the standard range can be used, while if the resonance frequency is less than 60 kHz, the low frequency range is suggested.
- Set the “LLC HVG first Ton” considering that the peak value of the resonance current must not trigger the LLC OC2 threshold. This would be to set the parameter to:

$$LLC\ HVG\ first\ Ton < \frac{1V}{2 \cdot R_{div}} \cdot \frac{L_{res}}{PFC\ V_{out}} \cdot \frac{C_{res}}{C_{split}}$$

Where

- $L_{res}$  is the value of the resonant inductor (i.e. the leakage inductance in case of integrated transformer) (e.g. 110  $\mu$ H);
- $C_{res}$  is the value of the resonance capacitor (e.g. 22 nF);
- $R_{div}$  is the resistor divider from the split capacitor to the LLC\_CS pin (e.g. 12  $\Omega$ );
- $PFC\ V_{out}$  is the output voltage of the PFC (e.g. 400 V);
- $C_{split}$  is the splitter capacitance of the resonant tank current (e.g. 330 pF).
  - Set the “LLC LVG first TS” as the HVG one. This could be changed after the application is running, to improve the resonant current shape during the initial LLC pulses.
  - Set the “LLC deadtime” as half-bridge design requirements.
  - Set the “LLC soft-start speed” to the minimum value. This could be increased in case the LLC soft-start needs to be faster.
  - Set the “Minimum time shift” and “Maximum time shift” parameters as design requirement. It is suggested to set the “Minimum time shift” equal to 358.3 ns (716.7 ns in case “LLC low frequency range” is enabled) in order to avoid burst mode entering at first startup.
  - Set the “LLC OLP threshold” to the maximum value to exclude the OLP feature. This value is fine-tuned after the application is running.
  - Set the “LLC OLP timeout” parameter as the design requirement.
  - Set the “ACP sensitivity” high and “Hard ACP detection” and “Soft ACP feature” enabled to avoid damaging when LLC starts for the first time.
  - Set the “Soft ACP entering threshold”: as a rule of thumb, a good starting value is between 1/30 and 1/40 of the resonance period.
  - Set the “Soft ACP TS decrement”: as a rule of thumb, a good starting value is between 1/20 and 1/30 of the resonance period.
  - Set the “Maximum soft ACP occurrences” to the minimum. This value could be set to the maximum if the soft ACP intervention is aggressive.

### 3.3 Burst mode parameters

Set the burst mode parameters.

- Set the “External burst mode” feature depending on the application. If the feature is enabled, please be sure that LLC\_AUX pin is kept higher than 0.9 V to avoid burst mode entering. The pure or hybrid external burst mode is selected after the application is running and burst mode parameters have been set.
- Set the “BM enter for min TS” as disabled. The feature could be enabled, if required, after having set burst mode parameters.
- Set the “Burst entering digital filtering” to the maximum value 990 us. This value could be reduced when the application is fully running, in case lower filtering is needed.
- Set the “LLC\_FB burst entering thr” to the minimum, to avoid entering burst mode at initial turn-on.

- Set the “LLC\_FB burst wake-up thr” and the “Min TS in burst mode” considering the time shift necessary to work at the resonance and set the parameters with a time shift slightly higher. As a starting point, 1/3 of the resonance period can be used for the “Min TS in burst mode”. Set the “LLC\_FB burst wake-up thr” considering the equivalent time shift, and set it below the “Min TS in burst mode” parameter.
- Set the “LLC\_FB burst wake-up hyst” to the minimum.
- Set the “Min number of burst pulses” equal to 4 and the “Max number of burst pulses (delta)” equal to 2. These parameters, together with “Min TS in burst mode”, are strictly related to the output ripple in burst mode and they are adjusted when the application is running. Reducing the “Min number of burst pulses” up to 2, the PFC turn-on time could not be enough to keep the bulk voltage high, as the PFC is synchronized with the LLC during burst mode. For this reason, 4 is the suggested starting value.
- Set the “Min time between burst seq” to 10.2 ms and the “Max time between burst seq (delta)” to 4.97 ms. These two values are adjusted looking at LLC\_FB voltage in burst mode, selecting the values that avoid the saturation of the optocoupler.
- Set the “Minimum period to exit burst” at the minimum value 66.7 us, in order to exit burst at very high loads. This parameter is adjusted measuring the period between burst sequences at the burst mode exit current.
- Set the “No-burst window width” to 7.5 ms.

### 3.4 Comparators setting

Set the burst mode parameters.

- Set the “External burst mode” feature depending on the application. If the feature is enabled, please be sure that LLC\_AUX pin is kept higher than 0.9 V to avoid burst mode entering. The pure or hybrid external burst mode is selected after the application is running and burst mode parameters have been set.
- Set the “BM enter for min TS” as disabled. The feature could be enabled, if required, after having set burst mode parameters.
- Set the “Burst entering digital filtering” to the maximum value 990 us. This value could be reduced when the application is fully running, in case lower filtering is needed.
- Set the “LLC\_FB burst entering thr” to the minimum, to avoid entering burst mode at initial turn-on.
- Set the “LLC\_FB burst wake-up thr” and the “Min TS in burst mode” considering the time shift necessary to work at the resonance and set the parameters with a time shift slightly higher. As a starting point, 1/3 of the resonance period can be used for the “Min TS in burst mode”. Set the “LLC\_FB burst wake-up thr” considering the equivalent time shift, and set it below the “Min TS in burst mode” parameter.
- Set the “LLC\_FB burst wake-up hyst” to the minimum.
- Set the “Min number of burst pulses” equal to 4 and the “Max number of burst pulses (delta)” equal to 2. These parameters, together with “Min TS in burst mode” are strictly related to the output ripple in burst mode and they are adjusted when the application is running. Reducing the “Min number of burst pulses” up to 2, the PFC turn-on time could not be enough to keep the bulk voltage high, as the PFC is synchronized with the LLC during burst mode. For this reason, 4 is the suggested starting value.
- Set the “Min time between burst seq” to 10.2 ms and the “Max time between burst seq (delta)” to 4.97 ms. These two values are adjusted looking at LLC\_FB voltage in burst mode, selecting the values that avoid the saturation of the optocoupler.
- Set the “Minimum period to exit burst” at the minimum value 66.7 us, in order to exit burst at very high loads. This parameter is adjusted measuring the period between burst sequences at the burst mode exit current.
- Set the “No-burst window width” to 7.5 ms.

## 4 Getting ready and turn-on the board

---

Before applying AC (or DC) voltage at the input, connect the probes of the oscilloscope to the most relevant signals of the board. Those suggested are: the bulk voltage, Vcc, LLC\_FB pin and output voltage. The bulk voltage can be used to trigger the AC turn-on. If other channels are available, connect the PFC\_CS pin, PFC\_ZCD pin, LLC\_CS pin and the half-bridge node.

Load the output of the converter with half of the maximum load and turn on AC voltage: if the board is designed correctly and no faults have been triggered, the output voltage should be regulated. Otherwise, turn off AC (or DC) voltage, have a look at the oscilloscope's waveforms and at the EEPROM content.

The fault that triggers the system to turn off is written to the EEPROM. This restricts the research field and usually identifies the fault condition. Sometimes, the fault triggered could be indirect. For example, a PFC\_CS disconnection fault could be the PFC\_CS pin disconnected from the sense resistors but also the PFC\_GD pin disconnected from the PFC MOSFET.

When the system starts without any fault, the NVM fine-tuning can proceed.

## 5 NVM fine-tuning

### 5.1 PFC parameters

The first step is to set the PFC parameters: check with oscilloscope that the PFC MOSFET is never prematurely turned off, especially at high mains. If this happens, increase the “PFC MOSFET LEB” parameter. Check also if the PFC voltage regulation is stable. In case the PFC soft-start is too slow, the “PFC pss” parameter can be increased. Write new values on NVM and check the behavior.

Try to turn on the application at full load and check that the PFC regulation is stable. In case the PFC reaches the SW OVP threshold and oscillates, try to increase of the “PFC Kp” and/or the “PFC Ki” parameters and try again.

When the PFC does not reach the SW OVP threshold during full load startup, open the PFC tuning tool and follow the instructions. The software helps to set all the parameters related to the PFC mode, from the ReCOT functionality to valleys-skipping, DCM parameters and PFC THD optimizer parameters (please read the UMxxx for more information about the PFC THD optimizer algorithm). During measurements, the GUI remotely changes the PFC mode in order to measure the reported power. If the mode change fails (especially at full load), check the PFC behavior: if the PFC SW OVP is triggered, try to increase the “PFC Ki” and “PFC Kp” parameters, while if the PFC OC1 comparator is triggered, try to increase the “PFC OC1 digital filtering (delta)” parameter. After the PFC tuning tool usage please check several times the mode transition at very high voltage and low load. As, in the case of higher input AC voltage in the used range (265 Vac in case “PFC high input voltage range” is disabled or 305 Vac in case “PFC high input voltage range” is set to +11%) the PFC mode algorithm could continuously transit from 3 valleys skipping to DCM (and from DCM to 3 valleys skipping). If this happens after the PFC tuning tool usage please consider reducing the “PFC Delta Pin Vskip” to the minimum, the “PFC Min Pin Vskip” to the maximum value and then increase the “PFC maximum DCM power” until the situation disappears (the suggestion is to execute the check several times in order to avoid any noise on the input voltage reading). Please consider that only in case of AC input the PFC manages different PFC mode from Transition mode to DCM, in case of DC input the device works in DCM only (with the exception of soft-start in which it works at Transition mode).

When the procedure is completed, turn off the AC mains and set the new PFC parameters into the NVM. Then, turn on AC mains again and check if the PFC starts correctly, checking also that the EEPROM contents do not show any new fault.

Check that the skipping area follows the requirements of the application. It is suggested to check decreasing the load in order to enter the skipping area region and increasing the load, verifying the input power for which the system exits the skipping area. The accuracy of the skipping area power threshold is greater the less the compensation of the ReCOT functionality. Especially for lighting applications it is suggested to disable this function in case good THD and PF are required also at low load. Otherwise, in order to reduce the voltage bulk ripple at low load and high input voltage it is suggested to use “5” as skipping area. Please consider that the skipping area is managed automatically in case of DC input: the skipping area threshold refers to AC case only.

Set the “PFC maximum power” parameter setting the load at the overload condition (that is set later) and reading the input raw value. Increase the read value by 30% in order to have enough margin during transient. The value can be further adjusted looking at the PFC stage transient response. In case of DC input the “PFC maximum power” is used in order to calculate the on-time. As a rule of thumb please consider increasing the “PFC maximum power” by 1 step in case of DC input.

Last but not least, increase (if necessary) “PFC Ki” and/or “PFC Kp” parameters to improve the dynamic performance of the PFC (please double check the transient response for both AC and DC cases if the application requires to work with both input types).

Write down on NVM all the parameters before continuing setting up the board.

### 5.2 LLC and burst mode parameters

After the PFC is fully working, the LLC and burst mode parameters have to be fine-tuned.

Turn on AC mains at half load and verify the LLC soft-start with the oscilloscope: check the initial LVG and HVG pulses and verify that the LLC\_CS pin has enough margin from the LLC OC2 threshold at 700 mV. In case the initial pulses bring the resonant tank current near the OC2 threshold, reduce the “LLC HVG first Ton” parameter. If needed, the “LLC LVG first TS” parameter can be modified to have a centered-to-zero resonant current from the initial pulses.

In case the LLC soft-start is too slow, the “LLC soft-start speed” can be increased.



In order to set the “LLC OLP threshold” parameter, increase the load up to the overload threshold and read the peak voltage value of the LLC\_CS signal. Use this value to set the “LLC OLP threshold” parameter.

With AC mains turned-on, try to reduce the load up to zero (or if the tank is not designed to regulate the zero load, decrease the load until the output voltage regulation is lost) and verify that the signal on LLC\_CS pin is still high enough, especially when the half-bridge changes state. In case the system triggers the Hard ACP fault, probably the half-bridge commutations corrupt the LLC\_CS signal. In this case, try to increase the “LLC ZCD comp digital filtering” or improve the LLC\_CS pin filtering. In addition, the “Minimum time shift” could be increased.

It is mandatory to set the “LLC ZCD comp digital filtering” before setting all the other LLC and burst mode parameters. If the “LLC ZCD comp digital filtering” parameter needs to be changed after all the other parameters are set up then the burst mode entering and exiting threshold probably changes and it is necessary to slightly tune those parameters again.

In case the pure external burst mode is requested, it is not necessary to change the “LLC\_FB burst entering thr” parameter, because the minimum value is already set. Otherwise, in case the hybrid external burst mode or the standard burst mode is requested, set the load at the desired burst mode entering threshold and read the LLC\_FB voltage value. Use this value to update “LLC\_FB burst entering thr” parameter, writing the nearest parameter on the NVM.

Turn on again the AC mains at half load and slightly decrease the load up to the burst mode entering threshold: the system has to enter burst mode. Please note that in case the hybrid external burst mode has been selected, the External BM comparator on the LLC\_AUX pin must be low in order to enter burst mode. The system could be able to sustain the burst mode with the previously selected parameters or could shut down. In the second case, try to increase the “Min TS in burst mode” and the “Max number of burst pulses (delta)” parameters.

In case the system is able to sustain burst, go to zero load and verify bulk voltage and Vcc regulation, as well as output voltage ripple and LLC\_FB behavior. In case the system shuts down for UVLO, try to increase the “Min number of burst pulses” parameter. If it is still not able to sustain the Vcc, the current consumption from the VCC and VCORE pins must be reduced or a bleeder has to be put onto the output of the converter, to increase the burst frequency. A re-design of the LLC transformer may be necessary if none of the proposed solutions are effective. Depending on the LLC feedback compensations, it is possible that the LLC\_FB voltage is sampled higher than “LLC\_FB burst wake-up thr” at the end of the burst mode and burst is not stable. In this case, the system exits burst mode because it senses that a transient load occurred. In order to avoid this issue, higher “Min TS in burst mode” or higher “Min number of burst pulses” are requested.

Check the LLC\_FB voltage behavior by increasing the load, in order to select “Min time between burst seq” and “Max time between burst seq (delta)” parameters that avoid the saturation of the optocoupler collector voltage.

Increase the load up to the burst mode exit point and measure the time between burst sequences: use this time to select the appropriate “Minimum period to exit burst”. In case the system is not able to sustain the output voltage in burst mode at the desired burst mode exit point, it is necessary to increase the “Max number of burst pulses (delta)” parameter. Repeat the procedure to measure and set the “Minimum period to exit burst” parameter, and verify it decreasing and increasing the load.

Check the soft ACP intervention during heavy load transient, and correct soft ACP parameters consequently. The “Soft ACP entering threshold” and/or the “Soft ACP TS decrement” parameters could be increased to reduce the peak of the resonant current during load transient and avoid triggering the LLC OC2 comparator. The “Maximum soft ACP occurrences” parameter could be increased in case the soft ACP intervention shuts down the system during load transient.

### 5.3 System parameters

After the fine-tuning has been done and the board is fully working, the system parameters can be adjusted as design requirements. For example, the user can enable the “Shutdown feature” or disable the “System monitoring”. The faults’ behavior and the maximum number of OC2 for the PFC and the LLC can be changed if needed, as well as the comparator settings.



## Revision history

**Table 1. Document revision history**

Date	Version	Changes
09-Aug-2021	1	Initial release.

## Contents

<b>1</b>	<b>Design power stages</b>	<b>2</b>
<b>2</b>	<b>Layout the application</b>	<b>3</b>
2.1	BOOT pin1, HVG pin 2, FGND pin 3	3
2.2	LVG pin 5	4
2.3	TX pin 6, RX pin 7	4
2.4	LLC_CS pin 8	5
2.5	LLC_AUX pin 9	5
2.6	LLC_FB pin 10	5
2.7	PFC_ZCD pin 11	6
2.8	PFC_CS pin 12	7
2.9	PFC_FB pin 13	7
2.10	VCORE pin 14	8
2.11	SGND pin 15, PGND pin 16	8
2.12	PFC_GD pin 17	8
2.13	VCC pin 18	9
2.14	VAC pin 20	9
<b>3</b>	<b>NVM parameter programming</b>	<b>11</b>
3.1	PFC parameters	11
3.2	LLC parameters	12
3.3	Burst mode parameters	12
3.4	Comparators setting	13
<b>4</b>	<b>Getting ready and turn-on the board</b>	<b>14</b>
<b>5</b>	<b>NVM fine-tuning</b>	<b>15</b>
5.1	PFC parameters	15
5.2	LLC and burst mode parameters	15
5.3	System parameters	16
	<b>Revision history</b>	<b>17</b>
	<b>Contents</b>	<b>18</b>
	<b>List of tables</b>	<b>20</b>

List of figures.....21

## List of tables

**Table 1.** Document revision history . . . . . 17

## List of figures

<b>Figure 1.</b>	BOOT, HVG and FGND circuit diagram.....	3
<b>Figure 2.</b>	LVG circuit diagram. ....	4
<b>Figure 3.</b>	TX and RX circuit diagram.....	4
<b>Figure 4.</b>	LLC_CS circuit diagram. ....	5
<b>Figure 5.</b>	LLC_AUX circuit diagram. ....	5
<b>Figure 6.</b>	LLC_FB circuit diagram. ....	6
<b>Figure 7.</b>	PFC_ZCD circuit diagram. ....	6
<b>Figure 8.</b>	PFC_CS circuit diagram. ....	7
<b>Figure 9.</b>	PFC_FB circuit diagram. ....	7
<b>Figure 10.</b>	VCORE, SGND and PGND circuit diagram. ....	8
<b>Figure 11.</b>	PFC_GD circuit diagram. ....	9
<b>Figure 12.</b>	VCC circuit diagram. ....	9
<b>Figure 13.</b>	VAC circuit diagram. ....	10

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to [www.st.com/trademarks](http://www.st.com/trademarks). All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2021 STMicroelectronics – All rights reserved