



L9679E Cut-off Battery and Pyro Fuse

Introduction

This document explains the features and benefits of the L9679E device in order to be used in the Pyro Fuse application: the device activates the Pyro Fuse that disconnects a battery from an electrical system, so that the battery will not become a source of ignition.

The main features are the flexible configuration, four PSI-5 sensor interfaces, high or low level diagnostic test, arming procedure following external safing engine, deployment profile selectable, 32 bits SPI communication.

Note: The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.

1 Description

The L9679E is a chip solution targeted for cut-off battery market. This device is family compatible with the L9678, L9680 and L9679P devices: it has been designed as extension chip of the others, but if configured in the right way it can be used standalone.

1.1 Main features

The main features are:

- System voltage diagnostics with integrated ADC Squib deployment drivers
 - 8 channel HSD/LSD
 - 25 V max deployment voltage
 - Various deployment profiles, 1.2 A/1.75 A, x * 0.064 ms up to 4.032 ms
 - Current monitoring
 - R_{measure} , STB, STG and Leakage diagnostics
 - High and Low Side driver FET tests
- Four-channel remote sensor interface for PSI-5 (synchronous mode)
- User customizable external safing logic
- Temperature sensor
- 32 bits SPI communications
- Operating temperature, -40 °C to 105 °C
- Packaging: 48 pins

1.2 Application overview


The device has been designed for Airbag Application, but if correctly configured it can be used also for Pyro Fuse Application, i.e. to cut-off the battery from an electrical system.

In fact, in case of a crash, a short circuit on the battery due to damaged cables can lead to sparks and dangerous ignition or heat and molding fires. Thus it is important to disconnect the electrical system from the battery using pyrotechnical safety battery terminals.

Pyro Fuse application circuit

These special Pyro Fuses have electrical characteristic like those of Airbag detonators. Some Pyro Fuses can require a bigger current to be triggered. In this case some deployment channels can be shorted and connected to the same load in order to obtain a total current higher than 2 A.

Figure 1. Application circuit



2 Device configuration

The user shall configure the device following the Application Note AN5023, in particular for:

- Voltage Regulators
- Safing Logic
- Deployment
- Remote Sensor Interface (PSI-5 sensors)

Furthermore, the user could use the same document to know about:

- System Voltage Diagnostic
- Temperature Sensor

In the following section a deployment example will be shown.

2.1 Unused functions

In case some functions are not used, the correspondent pins have to be managed as in the [Table 1](#).

Table 1. Unused functions management

Pin	Action
RSU0, RSU1, RSU2, RSU3	Open (by default they are off)
SATSYNC	Connected to GND
FENL	Connected to GND

3 Deployment

The device main features are:

- 8 independent loops composed by 8 independent High Side and 8 independent Low Side.
- Dedicated ground connection for a couple of loops, SGxy.
- In case the Low Side SRx is shorted to ground, the deployment, if requested, is guaranteed to succeed.
- In any case, SSxy voltage has to be lower than 25 V.
- Both High Side and Low Side are equipped with a passive turn-off to guarantee that they are always in off state except when the deployment has to take place.

3.1 Deployment requirement

Deployment features are deployment current, deployment time and deployment expiration time. The deployment expiration time is the duration time in which the deploy command remains valid, once it is received, waiting for the arming signal.

These parameters are defined through the twelve registers DCR_x, with x = 0-7, configurable in DIAG, SAFING and ARMING state and shown in the [Table 2](#):

- \$06 DCR_0 → channel 0
- \$07 DCR_1 → channel 1
- \$08 DCR_2 → channel 2
- \$09 DCR_3 → channel 3
- \$0A DCR_4 → channel 4
- \$0B DCR_5 → channel 5
- \$0C DCR_6 → channel 6
- \$0D DCR_7 → channel 7

All deployment configuration registers are reset by SSM reset.

Table 2. DCR_x register

	(1)	(2)	19:16	15:12	11:6	5:4	3:2	1:0
\$06 DCR_0 \$0D DCR_7	(I)	W	0	X	Deploy_time = 0.064ms/count*depl time ≤ 4.032ms	Deploy_current 00, 11 not used 01, 1.75 A min 10, 1.2 A min	Deploy_expire_time 00, 500 ms 01, 250 ms 10, 125 ms 11, 0 ms	X

1. I = INIT, D = DIAG, S = SAFING, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (A) = no in ARMING
2. R = READ, W = WRITE

The Deploy Time field allows the device to deploy for a maximum configurable time of 4.032 ms (64 μ s step).

Differently from the L9678, there is no inhibition of the combinations current/deployment time, so it is under user's responsibility to prevent excessive thermal heating in the squib driver section by setting the deploy parameters carefully.

For this reason, it is recommended to keep the SSxy voltage in the range as specified in the [Table 3](#):

Table 3. Relationship between deploy current profile and SSxy voltage

Deploy Current Profile	DCR_Deploy_Time	Temperature range	SSxy voltage
1.2 A/2 ms	≤ 34	-40 °C ≤ T _j ≤ 130 °C	6 V ≤ SSxy ≤ 22.75 V
		-40 °C ≤ T _j ≤ 150 °C	6 V ≤ SSxy ≤ 21.5 V
1.2 A/3.2 ms	≤ 54	-40 °C ≤ T _j ≤ 130 °C	6 V ≤ SSxy ≤ 20.1 V
		-40 °C ≤ T _j ≤ 150 °C	6 V ≤ SSxy ≤ 19.3 V
1.75 A/0.5 ms	≤ 10	-40 °C ≤ T _j ≤ 150 °C	9 V ≤ SSxy ≤ 25 V
1.75 A/0.7 ms	≤ 13	-40 °C ≤ T _j ≤ 130 °C	9 V ≤ SSxy ≤ 23.75 V
		-40 °C ≤ T _j ≤ 150 °C	9 V ≤ SSxy ≤ 22.5 V
1.75 A/2 ms	≤ 34	-40 °C ≤ T _j ≤ 130 °C	6 V ≤ SSxy ≤ 16.7 V
		-40 °C ≤ T _j ≤ 150 °C	6 V ≤ SSxy ≤ 16 V
1.2 A/3.2 ms	≤ 54	-40 °C ≤ T _j ≤ 130 °C	6 V ≤ SSxy ≤ 14.7 V
		-40 °C ≤ T _j ≤ 150 °C	6 V ≤ SSxy ≤ 13.9 V

The parameters in each DCR_x register have to be confirmed at least the first time the device has to deploy, even in case they are left at their default value; the deployment does not occur otherwise.

The status of each loop is monitored in the deployment status register DSR_x, one for each channel (see the Table 4).

Table 4. DSR_x register

	(1)	(2)	19:16	15	14	13	12	11:6	5:0
\$13 DSR_0 \$1A DSR_7		R	0	CHxDSX 0 depl not succesful 1 depl succesful	CHxSTAT 0 depl not in progress 1 depl in progress	0	DCRxERR 0 depl conf accepted and stored 1 depl conf change not accepted because deploy is in progress	0	DEP_CHx_EXP_TIME 8 ms/count

1. I = INIT, D = DIAG, S = SAFING, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (A) = no in ARMING
2. R = READ, W = WRITE

Once deploy parameters have been set, it is required to assign the arming signals to deployment loops. This allows deploying different channels basing on the arming result.

The arming valid condition is assessed by using the 3 arming discrete input pins FEN1, FEN2 and FENL, that are active high.

The device allows two configurations:

- Config 1 (default): FENL is not used; FEN1 and FEN2 are enablers for any or all the loops, each input controlling both HS and LS of those loops.
- Config 2: FENL is used and enables all LSs; FEN1 and FEN2 enable for any or all the loops, controlling only HSs.

FEN1/2 input pins are assigned to the desired channels by means of the programmable loop matrix defined in the \$6E LOOP_MATR_ARM1 and \$6F LOOP_MATR_ARM2 registers (see the Table 5).

Table 5. LOOP_MATR_ARMx registers

	19:16	15:8	7	6	5	4	3	2	1	0
MOSI	-	X	FENx_L7	FENx_L6	FENx_L5	FENx_L4	FENx_L3	FENx_L2	FENx_L1	FENx_L0
MISO	0	0								

Once fixed the deploy parameters, in order to satisfy a deploy request, the IC has to move in SAFING state.

SAFING state is driven by specific SPI command (see the [Table 6](#)).

Once sent the command to move into the SAFING state, the verification of the IC's status is readable into the \$04 SYS_STATE register.

Table 6. SPI commands to pass in SAFING state

	(1)	(2)	19:16	15:0
\$31 SAFING STATE	D	W	0	\$ACAC SAFING state command

1. I = INIT, D = DIAG, S = SAFING, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (A) = no in ARMING
2. R = READ, W = WRITE

In order to be able to deploy, the arming signals have to be serviced. Their state is readable in the \$6A ARM_STATE register (see the [Table 7](#)).

Table 7. ARM_STATE register

	19:16	15:4	3	2	1	0
MOSI	-	X	X	X	X	X
MISO	0	0	FEN2	FEN1	FENL	0

Deployment has to be enabled via SPI, writing DEPEND_WR bits in the \$25 SPIDEPEN register (see the [Table 8](#)).

Table 8. SPIDEPEN register

	(1)	(2)	19:16	15:0
\$13 SPIDEPEN	S, A	W/R	-	DEPEND_WR[15:0]/DEPEND_STATE[15:0] \$0FF0 - DEP DISABLED \$F00F - DEP ENABLED

1. I = INIT, D = DIAG, S = SAFING, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (A) = no in ARMING
2. R = READ, W = WRITE

Deployment command request has to be received by the IC via the \$12 DEPCOM register (see the [Table 9](#)).

Once the deployment command has been received, the deploy time is elapsed, deploy success bit is set (CHxDSX bit) and deployment enable toggles into the DEP DISABLED.

The next deploy requires the DEPEND reconfigured again as ENABLED. This feature has to be considered in case of multiple deployment, after each of them, before the next deployment the correspondent bit DEPEND has to be set again.

Table 9. DEPCOM register

	(1)	(2)	19:17	16	15:12	11	10	9	8	7	6	5	4	3	2	1	0
\$12 DEPCOM	S, A	W	-		0	X	X	X	X	CH7DEPREQ	CH6DEPREQ	CH5DEPREQ	CH4DEPREQ	CH3DEPREQ	CH2DEPREQ	CH1DEPREQ	CH0DEPREQ
						0 no change to dep ch x											
						1 if in ARMING or SAFING, clear and start expiration time and DEPLOY_ENAB											
\$12 DEPCOM	-	R	-		0	X	X	X	X	CH7DEP	CH6DEP	CH5DEP	CH4DEP	CH3DEP	CH2DEP	CH1DEP	CH0DEP
						1 expiration timer enabled, DEPCOM still valid											
						0 expiration timer disabled, DEPCOM no more valid											
\$25 SPIDEPEN	S, A	W/ R	-	-	DEPEN_STATE[15:0]												
					\$0FF0 - DEP DISABLED												


1. I = INIT, D = DIAG, S = SAFING, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (A) = no in ARMING
2. R = READ, W = WRITE

Deployment status of each channel is readable in the DSR_x registers (see the [Table 4](#)).

Each High Side (SFx) has a current comparator to indicate when the current flowing through is greater than the deployment current threshold (ITHDEPL = 90% IDEPLx). For each channel there is a timer (Current_Mon_Timer) that measures, with 16 μ s resolution, how long the current is at high level to let the microcontroller identifies if the deployment has been effective or not.

During a deploy event, if the current falls momentarily below the threshold, the timer stops (timer pause), and continues to count as the current turns high (see the [Figure 2](#)).

Current_Mon_Timer is refreshed upon read or when a new DEPCOM command on the channel is received. For this reason, the microcontroller reads the data in the DCMTSxy registers (see the [Table 10](#)) after the deployment event and before a new deployment command. The current measurement stops at the end of the deployment time.

Figure 2. Current measurement during deploy

Table 10. DCMTSxy registers

	(1)	(2)	19:16	15:8	7:0
\$1F DCMTS01				CURRENT MONITOR TIME	CURRENT MONITOR TIME
\$22 DCMTS67		R	0	CH 1, 3, 5, 7	CH 0, 2, 4, 6
16 μ s increment while Deploy_curr > monitor threshold channel per channel					

1. I = INIT, D = DIAG, S = SAFING, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (A) = no in ARMING
2. R = READ, W = WRITE

Once the deployment is started, it can be interrupted by:

- Over-current in the Low Side.
- GND loss.
- SSM reset.
- End of deployment time.

Successful deploy event is reported in the DEPOK bit of GSW (see the [Table 11](#) and the [Table 12](#)). Such a flag is the "OR" of the eventual deployment success of all the eight channels.

Table 11. Global Status Word - GSW

MISO BIT	31	30	29	28	27	26	25	24	23	22	21
MISO	SPIFLT	DEPOK	0 (unused)	0 (unused)	0 (unused)	POWERFLT	FLT	CONVRDY2	CONVRDY1	ERR_WID	ERR_RID
GSW BIT	10	9	8	7	6	5	4	3	2	1	0

Table 12. DEPOK in GSW

GSW	MISO b[30] DEPOK = GSW b[9]
-	0 = all DSR_x/CHxDS bit are = 0 (no deployment success on all channel)
-	1 = at least a deployment succesfull on the channels

In case the deploy success is equal to 1, this does not mean that the current is really passed through the squib for the programmed time. This bit means only that no inhibition of deployment has happened. The real evaluation about the deployment is through the channel current monitor time, i.e. DCMTS01+DCMTS67 registers.

In case of a short to ground of the Low Side during the deployment, the current is limited by the High Side avoiding the device's damage. The same protection is available if an open load condition happens, followed by a short to ground of the Low Side.

3.2 Deployment driver protection

In order to avoid damaging the IC due to eventual free-wheeling, two protections are implemented:

- After a deployment, once the High Side is switched off, the Low Side is kept on for $t_{DEL_SD_LS}$ (50 μ s min.) in order to allow fly-back.
- Once Low Side is switched off, a protection against the overvoltage through a clamp structure is implemented.

On the Low Side there is a current limitation and overcurrent protection circuit that attends limiting the current at I_{LIM_SR} (2.2 A \div 4 A) and I_{OC_SR} (2.2 A \div 4 A) respectively, avoiding, in case of pin short to battery, any damage. If the malfunction lasts over $t_{FLT_ILIM_LS}$ (100 μ s typ), the whole channel (High and Low Side) is switched off until a new deployment command (via SPI_DEPEN register) occurs.

The squib driver can stand the short to ground of the pins during the deployment, because the High Side current is limited by the High Side itself.

It can also manage the case of SRx short to ground after an open circuit, because it is able to detect the open circuit condition and then limiting the current overshoot as the open circuit disappears.

In case of squib's intermittence during deployment phase, current limitation is ensured by the Low Side current limitation, I_{LIM_SR} . If the condition lasts longer than $t_{FLT_OS_LS}$ (20 μ s max), the High Side is switched off for $t_{OFF_OS_HS}$ (4 μ s \div 12 μ s) and then on again.

This allows distinguish Open Load and Low Side short to battery cases and then properly manage them.

3.3 Deployment driver example

Since the FENL pin is used (FENL_ACT = 1 in SYS_CFG register), it is connected to 5 V (high level). Since all the deployment loops will be associated to FEN1, the FEN1 pin is pulled high.

The L9679E is the extension chip of the L96xx family, so the external Safing FET is driven by the main chip. In low cost application, where the L9679E is used standalone, it could be removed. In this case the application has a lower Safety level. To be sure not to damage the High Side MOSFETs it is suggested to set the SSxy source below 25 V.

The Table 13 reports a simple example showing the minimum SPI frames needed to configure the device and enable the deployment on all the channels.

Table 13. Deployment SPI sequence

Register	State	R/W	Data	Notes
\$01 SYS_CFG	Init	W	0x0008	Bit 15: 0 = Auto switch off disabled Bit 14-11: X = Don't care Bit 10: 0 = Short time Bit 9: 0 = Long sync pulses shift duration Bits 8-7: 00 = 8 sample DC-squib-temp measure Bits 6-5: 00 = 4 sample other measure Bit 4: X = Don't care Bit 3: 1 = FENL enabled Bit 2-0: X = Don't care
\$04 SYS_STATE	Init	R	-	Bits 10+8: 000 = INIT
\$35 DIAG_STATE	Init	W	0x3CC3	Frame to pass from Init to Diag
\$04 SYS_STATE	Diag	R	-	Bits 10+8: 001 = DIAG
\$02 SYS_CTL	Diag	W	0x0000	Bit 15: X = Don't care Bit 14: 0 = 1 mA squib pull down current, 450 μ A VRCM leakage to GND threshold Bit 13: X = Don't care Bit 12: 0 = VSAT th set to 6.5 V Bit 11+0: X = Don't care
\$05 POWER STATE	Diag	R	-	Bit 15: 0 = VSAT > VSAT_OK Bit 14: 0 = VSYNC > VSYNC_OK Bit 13-0: X = Don't care
\$00 FLTSR	Diag	R	-	Verify there are not faults
\$6E LOOP_MATRIX_ARM1	Diag	W	0x00FF	Bits 15+8: X = Don't care Bits 7+0: 1 = FEN1 assigned to 0+7 loops
\$06 DCR_0 ÷ \$0D DCR_7	Diag	W	0x0250	Bits 15+12: X = Don't care Bits 11+6: 0x1001 = 576 μ s (9*64 μ s step) Bits 5+4: 01 = 1.75 A deploy current Bits 3+2: 00 = 500 ms deploy expiration time Bits 1+0: X = Don't care
13 DSR_0 ÷ \$1A DSR_7	Diag	R	-	Bit 15: 0 = deployment not successful Bit 14: 0 = deployment not in progress Bit 12: 0 = deployment configuration accepted Bits 5+0: deployment expiration timer value
\$31 SAFING_STATE	Diag	W	0xACAC	Frame to pass from Diag to Safing
\$04 SYS_STATE	S	R	-	Bits 10+8: 010 = SAFING
\$25 SPIDEPEN	S, A	W	0xFF0	Lock Code
\$25 SPIDEPEN	S, A	W	0xF00F	Unlock Code
\$12 DEPCOM	S, A	W	0x00FF	Bits 7+0: 0xFF = deploy requests for all channels
\$25 SPIDEPEN	S, A	W	0xFF0	Lock Code
\$13 DSR_0 ÷ \$1A DSR_7	S, A	R	-	Bit 15: 1 = deployment successful

3.3.1 Deployment waveforms

The Figure 3 and Figure 4 report some examples where a high current Pyro Fuse has been used and four channels have been put in parallel in order to achieve target current values for deployment to occur.

Referring to the Figure 1, the system has been setup with two different scenarios:

- With Safing FET, VER set to 33 V and VSF set to 25 V on main chip L96xx.
- Without Safing FET and VER set to 24 V on main chip L96xx.

The signals are the following:

- Blue = SRx
- Light blue = SFx
- Magenta = VER
- Green = Load current

Figure 3. Deployment waveforms, VER = 33 V





Figure 4. Deployment waveforms, VER = 24 V



3.4 Arming command after deployment command


It is also possible to have a deployment event in a different way, i.e., first sending the SPI deploy command, then asserting the arming signal.

An example (watchdog disabled, deployment on Channel 0) is shown in the [Table 14](#) and the [Figure 5](#).

Table 14. Deploy event with Arming command after SPI deployment command

Register read	Register written	SPI frame (hex)
Configuration		
SYS_STATE	SYS_CFG	0x04020008
SYS_CFG	/	0x01000000
SYS_STATE	/	0x04000000
SYS_STATE	DIAG_STATE	0x046A3CC3
SYS_STATE	/	0x04000000
POWER_STATE	SYS_CTL	0x05040000
FLTSR	/	0x00010000
LOOP_MATRIX_ARM1	LOOP_MATRIX_ARM1	0x6EDC0001
DCR_0	DCR_0	0x060C0250
SYS_STATE	SAFING_STATE	0x0463ACAC
SYS_STATE	/	0x04000000
Deployment commands		
SPIDEPEN	SPIDEPEN	0x254B0FF0
SPIDEPEN	SPIDEPEN	0x254BF00F
DEPCOM	DEPCOM	0x12240001
1 ms delay - FENH high - 1 ms delay		
SPIDEPEN	SPIDEPEN	0x254B0FF0
DSR_0	/	0x13000000

Figure 5. Deploy event with Arming command after SPI deployment command



4 Diagnostic

For all the channels the following diagnostics are implemented:

- High voltage leak test, for SFx and SRx oxide isolation
- VRCM test
- Leakage to battery/ground for SFx and SRx with/ without squib
- Loop to loop short diagnostic
- Squib resistance measurement - leakage cancellation
- High squib resistance, $500\ \Omega \div 2000\ \Omega$
- SSxy, SFx, and VER voltage monitor
- Low Side FET diagnostic
- High Side FET diagnostic
- Loss of ground
- High Side Safing FET diagnostic
- Deployment timer diagnostic

In application cases where some channels are shorted and connected to the same load, the *Loop to loop short diagnostic* does not work.

These diagnostics data are elaborated by a 10 bits ADC converter.

Diagnostic can be performed in two ways:

- **High level:** the set-up for each requested measurement is managed by the device itself.
- **Low level:** the set-up for each requested measurement is managed by an external logic, step by step.

The choice of high or low level diagnostic is set via SPI (see the [Table 15](#)).


Table 15. High or Low level diagnostic

\$38 LPDIAGREQ	Config. in DIAG, SAFING, ARMING state
DIAG_LEVEL, bit 15	0 = low level 1 = high level

The relevant blocks used for the diagnostic are reported in the [Figure 6](#).

In particular there are a Voltage Regulator Current Monitor (VRCM) and three current generators that withstand diagnostic operations, ISRC (40 mA), ISINK (limit 70 mA) and Ipulldown (1 mA).

Figure 6. Squib diagnostic blocks



4.1 Low level diagnostic

For a low level diagnostic, these steps shall be followed (see the [Table 16](#)):

1. If present, ER charge has to be previously turned on by the main chip; otherwise a max 25 V should be supplied.
2. Verify that the IC is in DIAG state reading register \$04.
3. Decide, writing the appropriate bit in reg. \$38, which diagnostic mode is used.

Table 16. Low level diagnostic


	(1)	(2)	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
\$02 SYS_CTL	-	W	X	0/1	X	0/1	X	X	X	X	X	X	X	X	X	X	X	X	14: PD&VRCM_SEL 0 = 1 mA pull down current and 450 μA VRCM leakage to GND threshold 1 = 5 mA pull down current and 2 mA VRCM leakage to GND threshold 12: VIN_TH_SEL depends on application 0 = VSAT_OK = 6.5 V 1 = VSAT_OK = 8.1 V
\$04 SYS_STATE		R						0	0	1						0	1	0	10, 9, 8: 001 = DIAG 2, 1, 0: 010 = RUN
\$38 LPDIAGREQ	(I)	W	0	14:0 define the test, see next chapters															15:0 = low level diag
\$37 LPDIAGSTAT		R	0	14:0 define the test, see next chapters															15:0 = low level diag
(3) 19 18 17 16																			
\$3X DIAGCTRL_X X = A, B, C, D		W		X	X	X	X	X	X	X	X	6:0 ADC address							
(3) 19 18 17 16				16:10 ADC address					9:0 ADC result							19:1 = conversion finished			
1																			

1. I = INIT, D = DIAG, S = SAFING, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (A) = no in ARMING
2. R = READ, W = WRITE
3. Further bit over the 16 standard.

In low level mode, the IC performs the measurement, following the external requests. Each test set-up is driven, step by step, by the microcontroller, as the timing for the measurement.

4.1.1 High voltage leak test, oxide isolation IC-car chassis

Figure 7. High voltage leak test, oxide isolation IC-car chassis



This test is mandatory and verifies that no leakages are present on the SFX or SRx pins when high voltage is applied. ISRC current generator is ON and addressed on SFX (see the [Table 17](#)).

If there is no leakage, SFX raises up to VSYNC and, being the impedance between SFX and SRx very low (squib connected), SRx follows SFX (see the [Figure 7](#)).

Confirmation of this is done through an ADC measurement request of the SFX voltage value.

Table 17. High voltage leak test, oxide isolation IC-car chassis - LPDIAGREQ register

	(1)	(2)	15	14	13	12:11	10	9:8	7:4	3:0	
									RES_MEAS_CHSEL	LEAK_CHSEL	
									0000 = ch0	0000 = ch0	
									0001 = ch1	0001 = ch1	
									0010 = ch2	0010 = ch2	15: 0 = low level diag
									0011 = ch3	0011 = ch3	14: 0 = ISRC = 40 mA
									0100 = ch4	0100 = ch4	13: 1 = pull-down curr. OFF for all channels
									0101 = ch5	0101 = ch5	12, 11: 01 = ISRC for RES_MEAS_CHSEL, OFF for the others
									0110 = ch6	0110 = ch6	10: 0 = ISINK all OFF
									0111 = ch7	0111 = ch7	9, 8: 00 = VRCM not connected
									1000 = ch8	1000 = ch8	

1. I = INIT, D = DIAG, S = SAFING, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (A) = no in ARMING

2. R = READ, W = WRITE

SFx voltages and VSYNC are readable by the microcontroller through the ADC converter in the registers \$3X DIAGCTRL_X, with X = A, B, C, D (see the Table 18).

Table 18. High voltage leak test, oxide isolation IC-car chassis - DIAGCTRL_X registers

	(1)	(2)	15	14	13	12	11	10	9	8	7	6:0	
\$3X DIAGCTRL_X X = A, B, C, D	-	W	X	X	X	X	X	X	X	X	X	ADCREQ_X \$25 = VSYNC \$46 = SF0 \$47 = SF1 \$48 = SF2 \$49 = SF3 \$4A = SF4 \$4B = SF5 \$4C = SF6 \$4D = SF7	
(3) 19 18 17 16													19: 1 = conversion finished
1 0 0 ADCREQ_X	-	R										ADCREQ_X \$25 = VSYNC \$46 = SF0 \$47 = SF1 \$48 = SF2 \$49 = SF3 \$4A = SF4 \$4B = SF5 \$4C = SF6 \$4D = SF7	ADCREQ_X 10 bit ADC result

1. I = INIT, D = DIAG, S = SAFING, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (A) = no in ARMING
2. R = READ, W = WRITE
3. Further bit over the 16 standard.

Once read the ADC measurement, to obtain the voltage value it is necessary to consider the divider ratio of the ADC. In case of SFx it is 15:1, in case of VSYNC it is 10:1.

As an example, consider the case where the VSYNC conversion has been requested and the readout of the ADC register is done. The voltage measured on VSYNC pin is 12 V.

ADC = 0b0111101100 = 0x1EC = 492

In order to obtain the result in Volt, being the ADC characteristic linear:

$$2.5 V : 1024 = x : ADC \rightarrow x = \frac{492 * 2.5 V}{1024} = 1.2 V \quad (1)$$

Considering the divider ratio (DR), the result is:

$$VRESDIAG = x * DR = 1.2 V * 10 = 12 V \quad (2)$$

Test result


In case of leakage on High Side (SFx) or Low Side (SRx), SFx voltage is not able to reach VSYNC and the microcontroller can detect the leakage problem, both on the High Side or on the Low Side, with no possibility, at this stage, to distinguish which of them is involved in the problem.

4.1.2 VRCM test validation

Before using VRCM block, used in many IC diagnostics, it is necessary a test for its validation. The test is done through short to battery and short to ground flag verification. Measurement set-up is composed by 2 steps, with VSYNC supplied.

4.1.2.1 VRCM test - First step

Figure 8. VRCM test validation - First step



The first step (see the Figure 8) is verified through the LPDIAGREQ register (see the Table 19).

Table 19. VRCM test validation (first step) - LPDIAGREQ register

	(1)	(2)	15	14	13	12:11	10	9:8	7:4	3:0	
									RES_MEAS_CHSEL	LEAK_CHSEL	
									0000 = ch0	0000 = ch0	15: 0 = low level diag
									0001 = ch1	0001 = ch1	14: 0 = ISRC = 40 mA
									0010 = ch2	0010 = ch2	13: 1 = pull-down curr. OFF all ch
									0011 = ch3	0011 = ch3	12, 11: 01 = ISCR for RES_MEAS_CHSEL, OFF for the others
									0100 = ch4	0100 = ch4	10: 0 = ISINK all OFF
									0101 = ch5	0101 = ch5	9, 8: 01 = VRCM connected to SFX (LEAK_CHSEL)
									0110 = ch6	0110 = ch6	
									0111 = ch7	0111 = ch7	
									1000 = ch8	1000 = ch8	

1. I = INIT, D = DIAG, S = SAFING, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (A) = no in ARMING
2. R = READ, W = WRITE

RES_MEAS_CHSEL, bit[7:4] and LEAK_CHSEL, bit[3:0] must refer to the same channel.

Test 1 result

Being ISRC and VRCM connected to SFx, if VRCM works correctly, short to battery, readable in the LPDIAGSTAT register, is asserted for the channel selected (see the [Table 20](#)).


Table 20. VRCM test validation (first step) - LPDIAGSTAT register

					(1)	(2)	15:12	11:8	7	6	5	4	3:0	
\$37 LPDIAGSTAT						R	X	RES_MEAS_CHSEL					LEAK_CHSEL	
(3)	19	18	17	16		R		0000 = ch0					0000 = ch0	
								0001 = ch1					0001 = ch1	
								0010 = ch2					0010 = ch2	
								0011 = ch3					0011 = ch3	
								0100 = ch4	0	0	1	1	0100 = ch4	19: 0 = low level diag
	0	0	0	0				0101 = ch5					0101 = ch5	7: 0 = no short between loops
								0110 = ch6					0110 = ch6	6: 0 = STG not detected
								0111 = ch7					0111 = ch7	5: 1 = STB detected
							1000 = ch8					1000 = ch8	4: 1 = test on SFx	

1. $I = \text{INIT}$, $D = \text{DIAG}$, $S = \text{SAFING}$, $A = \text{ARMING}$, $- = \text{ALL STATES}$, $(I) = \text{no in INIT}$, $(D) = \text{no in DIAG}$, $(S) = \text{no in SAFING}$, $(A) = \text{no in ARMING}$
2. $R = \text{READ}$, $W = \text{WRITE}$
3. Further bit over the 16 standard.

4.1.2.2 VRCM test - Second step

Figure 9. VRCM test validation - Second step



Once the first step of VRCM test is passed, it is possible to proceed with the second step (see the [Figure 9](#)), always through the LPDIAGREQ register (see the [Table 21](#)).

Table 21. VRCM test validation (second step) - LPDIAGREQ register

	(1)	(2)	15	14	13	12:11	10	9:8	7:4	3:0	
									RES_MEAS_CHSEL	LEAK_CHSEL	
									0000 = ch0	0000 = ch0	15: 0 = low level diag
									0001 = ch1	0001 = ch1	14: 0 = ISRC = 40 mA
									0010 = ch2	0010 = ch2	13: 1 = pull-down curr. OFF for all channels
									0011 = ch3	0011 = ch3	12, 11: 00 = ISRC OFF for all channels
									0100 = ch4	0100 = ch4	10: 1 = ISINK ON (RES_MES_CHSEL), OFF for the others
									0101 = ch5	0101 = ch5	9, 8: 10 = VRCM connected to SRx (LEAK_CHSEL)
									0110 = ch6	0110 = ch6	
									0111 = ch7	0111 = ch7	
									1000 = ch8	1000 = ch8	
\$38 LPDIAGREQ	(I)	W	0	0	1	00	1	10			

1. I = INIT, D = DIAG, S = SAFING, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (A) = no in ARMING
2. R = READ, W = WRITE

RES_MEAS_CHSEL, bit[7:4] and LEAK_CHSEL, bit[3:0] must refer to the same channel.

Test 2 result

Being ISNK and VRCM connected to SRx, if VRCM works correctly, short to ground, readable in the LPDIAGSTAT register, is asserted for the channel selected (see the [Table 22](#)).

Table 22. VRCM test validation (second step) - LPDIAGSTAT register

	(1)	(2)	15:12	11:8	7	6	5	4	3:0	
				RES_MEAS_CHSEL					LEAK_CHSEL	
				0000 = ch0					0000 = ch0	
				0001 = ch1					0001 = ch1	
				0010 = ch2					0010 = ch2	
				0011 = ch3					0011 = ch3	19: 0 = low level diag
				0100 = ch4	0	1	0	0	0100 = ch4	7: 0 = no short between loops
				0101 = ch5					0101 = ch5	6: 1 = STG detected
				0110 = ch6					0110 = ch6	5: 0 = STB not detected
				0111 = ch7					0111 = ch7	4: 0 = test on SRx
				1000 = ch8					1000 = ch8	
\$37 LPDIAGSTAT		R								
(3)	19	18	17	16						
	0	0	0	0						


1. I = INIT, D = DIAG, S = SAFING, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (A) = no in ARMING
2. R = READ, W = WRITE
3. Further bit over the 16 standard.

Final result

If the second step of the VRCM test is passed too, the VRCM test is validated.

4.1.3 Leakage test - High Side

Figure 10. Leakage test - High Side



ISRC and ISINK are kept off and VRCM is connected to SFx (see the Figure 10), chosen through the LEAK_CHSEL bits in the LPDIAGREQ register (see the Table 23).

Table 23. Leakage test, High Side - LPDIAGREQ register

	(1)	(2)	15	14	13	12:11	10	9:8	7:4	3:0	
									RES_MEAS_CHSEL	LEAK_CHSEL	
									0000 = ch0	0000 = ch0	
									0001 = ch1	0001 = ch1	
									0010 = ch2	0010 = ch2	
									0011 = ch3	0011 = ch3	
									0100 = ch4	0100 = ch4	
									0101 = ch5	0101 = ch5	
									0110 = ch6	0110 = ch6	
									0111 = ch7	0111 = ch7	
									1000 = ch8	1000 = ch8	
\$38 LPDIAGREQ	(I)	W	0	0	0	00	0	01			15: 0 = low level diag 14: 0 = ISRC = 40 mA 13: 0 = pull-down curr. OFF for VRCM ch; ON for the others 12, 11: 00 = ISCR OFF for all channels 10: 0 = ISINK all OFF 9, 8: 01 = VRCM to SFx (LEAK_CHSEL)

1. I = INIT, D = DIAG, S = SAFING, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (A) = no in ARMING
2. R = READ, W = WRITE

Test result

If there is no leakage on the High Side, SFx voltage is equal to VREF = 2.5 V and no current is detected by VRCM itself. SFx voltage is readable addressing the ADC read out on it. The registers involved in this operation are the four DIAGCTRL_X (see the Table 24).

Table 24. Leakage test, High Side - DIAGCTRL_X register

	(1)	(2)	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
\$3X DIAGCTRL_X X = A, B, C, D	-	W	X	X	X	X	X	X	X	X	X								ADCREQ_X \$46 = SF0 \$47 = SF1 \$48 = SF2 \$49 = SF3 \$4A = SF4 \$4B = SF5 \$4C = SF6 \$4D = SF7
(3) 19 18 17 16																			19: 1 = conversion finished
1 0 0 ADCREQ_X	-	R																	ADCREQ_X \$46 = SF0 \$47 = SF1 \$48 = SF2 \$49 = SF3 \$4A = SF4 \$4B = SF5 \$4C = SF6 \$4D = SF7 ADCREQ_X 10 bit ADC result

1. I = INIT, D = DIAG, S = SAFING, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (A) = no in ARMING
2. R = READ, W = WRITE
3. Further bit over the 16 standard.

Once read the ADC measurement, to obtain the voltage value it is necessary to consider the divider ratio of the ADC, that is 15:1 in case of SFx.

In case of a leakage (to ground or to battery), VRCM will sink or source a current to maintain SFx at VREF. Therefore, STG or STB is set in the LPDIAGSTAT register (see the [Table 25](#)).

Table 25. Leakage test, High Side - LPDIAGSTAT register

	(1)	(2)	15:12	11:8	7	6	5	4	3:0	
\$37 LPDIAGSTAT		R		RES_MEAS_CHSEL					LEAK_CHSEL	
(3) 19 18 17 16		R		0000 = ch0 0001 = ch1 0010 = ch2 0011 = ch3 0100 = ch4 0101 = ch5 0110 = ch6 0111 = ch7 1000 = ch8	0	0/1	0/1	1	0000 = ch0 0001 = ch1 0010 = ch2 0011 = ch3 0100 = ch4 0101 = ch5 0110 = ch6 0111 = ch7 1000 = ch8	19: 0 = low level diag 7: 0 = no short between loops 6: 1 = STG if leak vs GND 5: 1 = STB if leak vs BATT 4: 1 = test on SFx
0 0 0 0			X							


1. I = INIT, D = DIAG, S = SAFING, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (A) = no in ARMING
2. R = READ, W = WRITE
3. Further bit over the 16 standard.

Pull-down current (1 mA) is active on all the channels except the one under analysis. So, the STG requires further investigation to understand if it comes from a real short to ground of the channel itself or it comes from a short between the channel itself and another one.

Note: *In Pyro Fuse Application with channels shorted together, a leakage on a channel causes a fault on all the channels.*

4.1.4 Leakage test - Low Side

Figure 11. Leakage test - Low Side



ISRC and ISINK are kept off and VRCM is connected to SRx (see the Figure 11), chosen through the LEAK_CHSEL bits in the LPDIAGREQ register (see the Table 26).

Table 26. Leakage test, Low Side - LPDIAGREQ register

	(1)	(2)	15	14	13	12:11	10	9:8	7:4	3:0	
									RES_MEAS_CHSEL	LEAK_CHSEL	
									0000 = ch0	0000 = ch0	15: 0 = low level diag
									0001 = ch1	0001 = ch1	14: 0 = ISRC = 40 mA
									0010 = ch2	0010 = ch2	13: 0 = pull-down curr. OFF for VRCM ch; ON for the others
									0011 = ch3	0011 = ch3	12, 11: 00 = ISCR OFF for all channels
									0100 = ch4	0100 = ch4	10: 0 = ISINK all OFF
									0101 = ch5	0101 = ch5	9, 8: 10 = VRCM to SRx
									0110 = ch6	0110 = ch6	
									0111 = ch7	0111 = ch7	
									1000 = ch8	1000 = ch8	

1. I = INIT, D = DIAG, S = SAFING, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (A) = no in ARMING

2. $R = \text{READ}$, $W = \text{WRITE}$

Test result

If there is no leakage on the High Side, SRx voltage is equal to VREF = 2.5 V and no current is detected by VRCM itself.

Only if the squib is connected, SFx and SRx pins are at the same voltage, so SRx voltage is readable indirectly through SFx voltage, as done in case of High Side leakage test.

SFx voltage is readable addressing the ADC read out on it. The registers involved in this operation are the four DIAGCTRL X (see the [Table 27](#)).

Table 27. Leakage test, Low Side - DIAGCTRL X register

					(1)	(2)	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
\$3X DIAGCTRL_X X = A, B, C, D					-	W	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X

1. $I = \text{INIT}$, $D = \text{DIAG}$, $S = \text{SAFING}$, $A = \text{ARMING}$, $- = \text{ALL STATES}$, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (A) = no in ARMING
2. $R = \text{READ}$, $W = \text{WRITE}$
3. Further bit over the 16 standard.

Once read the ADC measurement, to obtain the voltage value it is necessary to consider the divider ratio of the ADC, that is 15:1 in case of SFx.

If the squib between SFx and SRx pins is not connected, SRx voltage read out is not possible, as it is not mapped into the ADC request command.

In case of a leakage (to ground or to battery), VRCM will sink or source a current to maintain SFx at VREF. Therefore, STG or STB is set in the LPDIAGSTAT register (see the [Table 28](#)).

Table 28. Leakage test, Low Side - LPDIAGSTAT register


	(1)	(2)	15:12	11:8	7	6	5	4	3:0	
\$37 LPDIAGSTAT		R		RES_MEAS_CHSEL					LEAK_CHSEL	
(3) 19 18 17 16		R		0000 = ch0 0001 = ch1 0010 = ch2 0011 = ch3 0100 = ch4 0101 = ch5 0110 = ch6 0111 = ch7 1000 = ch8					0000 = ch0 0001 = ch1 0010 = ch2 0011 = ch3 0100 = ch4 0101 = ch5 0110 = ch6 0111 = ch7 1000 = ch8	
0 0 0 0			X		0	0/1	0/1	0		19: 0 = low level diag 7: 0 = no short between loops 6: 1 = STB if leak vs GND 5: 1 = STB if leak vs BATT 4: 0 = test on SRx

1. I = INIT, D = DIAG, S = SAFING, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (A) = no in ARMING
2. R = READ, W = WRITE
3. Further bit over the 16 standard.

Pull-down current (1 mA) is active on all the channels except the one under analysis. So, for the case of STG detection, further investigation is necessary to understand if it comes from a real short to ground of the channel or from a short of the channel with another one.

Note: In Pyro Fuse Application with channels shorted together, a leakage on a channel causes a fault on all the channels.

4.1.5 Leakage test - Low Side pulldown current

Figure 12. Low Side pulldown current - Leakage test


After having verified that no HS/LS leakage is present, it is possible to verify if IPD is correctly working. VRCM is connected to SRx (see the [Figure 12](#)), chosen through the LEAK_CHSEL. IPD is switched on for that channel (see the [Table 29](#)).

Table 29. Leakage test, Low Side pulldown current - LPDIAGREQ register

	(1)	(2)	15	14	13	12:11	10	9:8	7:4	3:0	
\$38 LPDIAGREQ	(I)	W	0	0	0	00	0	11	RES_MEAS_CHSEL	LEAK_CHSEL	
									0000 = ch0	0000 = ch0	15: 0 = low level diag
									0001 = ch1	0001 = ch1	14: 0 = ISRC = 40 mA
									0010 = ch2	0010 = ch2	13: 0 = pull-down curr. OFF for VRCM ch; ON for the others
									0011 = ch3	0011 = ch3	
									0100 = ch4	0100 = ch4	12, 11: 00 = ISCR OFF on all channels
									0101 = ch5	0101 = ch5	10: 0 = ISINK all OFF
									0110 = ch6	0110 = ch6	9, 8: 11 = VRCM to SRx and IPD of SRx enabled
									0111 = ch7	0111 = ch7	
1000 = ch8	1000 = ch8										

1. $I = \text{INIT}$, $D = \text{DIAG}$, $S = \text{SAFING}$, $A = \text{ARMING}$, $- = \text{ALL STATES}$, $(I) = \text{no in INIT}$, $(D) = \text{no in DIAG}$, $(S) = \text{no in SAFING}$, $(A) = \text{no in ARMING}$
 2. $R = \text{READ}$, $W = \text{WRITE}$

Test result

If IPD is working, SRx voltage is equal to VOUT VRCM and VRCM shows STG (see the [Table 30](#)).

If, in this condition, STG is not set, it means that there is something not correctly working in IPD.

Table 30. Leakage test, Low Side pulldown current - LPDIAGSTAT register

					(1)	(2)	15:12	11:8	7	6	5	4	3:0	
\$37 LPDIAGSTAT						R	X	RES_MEAS_CHSEL					LEAK_CHSEL	
(3)	19	18	17	16		R		0000 = ch0					0000 = ch0	
								0001 = ch1					0001 = ch1	
								0010 = ch2					0010 = ch2	19: 0 = low level diag
								0011 = ch3					0011 = ch3	7: 0 = no short between loops
								0100 = ch4	0	1	0	0	0100 = ch4	6: 1 = STG detected
	0	0	0	0				0101 = ch5					0101 = ch5	5: 0 = STB not detected
								0110 = ch6					0110 = ch6	4: 0 = test on SRx
								0111 = ch7					0111 = ch7	
							1000 = ch8					1000 = ch8		

1. $I = \text{INIT}$, $D = \text{DIAG}$, $S = \text{SAFING}$, $A = \text{ARMING}$, $- = \text{ALL STATES}$, $(I) = \text{no in INIT}$, $(D) = \text{no in DIAG}$, $(S) = \text{no in SAFING}$, $(A) = \text{no in ARMING}$
2. $R = \text{READ}$, $W = \text{WRITE}$
3. Further bit over the 16 standard.

Note: *In Pyro Fuse Application with channels shorted together, a leakage on a channel causes a fault on all the channels.*

4.1.6 Short between loops

Supposing the external load is connected, a short to ground flag of SRx or SFx can be read as:

- Short of the pin with SR or SF of another channel, both SR and SF
- Real short of the pin SRx or SFx to GND

Note: *In Pyro Fuse Application with channels shorted together, the short to ground should be a real short of SRx or SFx pin to GND. Moreover, a short to ground on a channel will be present on all the others.*

In this test the pulldown current generators are switched off for all channels. If the STG is still present, it means a real STG of the channel under test.

The correspondent set up is done by setting the \$38 LPDIAGREQ properly (see the [Table 31](#)):

Table 31. Short between loops - LPDIAGREQ register


	(1)	(2)	15	14	13	12:11	10	9:8	7:4	3:0	
									RES_MEAS_CHSEL	LEAK_CHSEL	
									0000 = ch0	0000 = ch0	
									0001 = ch1	0001 = ch1	15: 0 = low level diag
									0010 = ch2	0010 = ch2	14: 0 = ISCR = 40 mA
									0011 = ch3	0011 = ch3	13: 1 = pull-down curr. OFF for all channels
									0100 = ch4	0100 = ch4	12, 11: 00 = ISCR OFF for all channels
									0101 = ch5	0101 = ch5	10: 0 = ISINK all OFF
									0110 = ch6	0110 = ch6	9, 8: 01 = VRCM to SFx
									0111 = ch7	0111 = ch7	10 = VRCM to SRx
									1000 = ch8	1000 = ch8	
\$38 LPDIAGREQ	(I)	W	0	0	1	00	0	01/10			

1. I = INIT, D = DIAG, S = SAFING, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (A) = no in ARMING

2. R = READ, W = WRITE

4.1.6.1 High Side short to ground

Figure 13. High Side short to ground



Ipulldown is OFF for all channels.


The VRCM circuit (see the Figure 13):

- Fixes SFX pin to 2.5 V.
- Reads the current through the SFX pin.
- Compares the current with a threshold.

The result is a STG on SFX.

4.1.6.2 Low Side short to ground

Figure 14. Low Side short to ground



Ipulldown is OFF for all channels.

The VRCM circuit (see the Figure 14):

- Fixes SRx pin to 2.5 V.
- Reads the current through the SRx pin.
- Compares the current with a threshold.

The result is a STG on SRx.

4.1.7 Squib resistance measurements


The IC allows measuring the squib resistance value in the range of $1\ \Omega \div 10\ \Omega$ with overall 8% precision.

This is a two-step process.

Note: *In Pyro Fuse Application with channels shorted together, the squib resistance measurement should be the same on all the channels.*

4.1.7.1 Squib resistance measurements - First step

Figure 15. Squib resistance measurements - First step



Through this set-up (see the Figure 15):

- The ISRC is connected to the SFx.
- The squib is correctly connected between SFx and SRx.
- SRx is internally connected to ISINK that is able to sink the current.

The correspondent set up is done by setting the \$38 LPDIAGREQ properly (see the Table 32):

Table 32. Squib resistance measurements (first step) - LPDIAGREQ register

	(1)	(2)	15	14	13	12:11	10	9:8	7:4	3:0	
									RES_MEAS_CHSEL	LEAK_CHSEL	
									0000 = ch0	0000 = ch0	15: 0 = low level diag
									0001 = ch1	0001 = ch1	14: 0 = ISRC = 40 mA
									0010 = ch2	0010 = ch2	13: 1 = pull-down curr. OFF all ch
									0011 = ch3	0011 = ch3	12, 11: 01 = ISRC (RES_MEAS_CH) ON, OFF the others
									0100 = ch4	0100 = ch4	10: 1 = ISINK (RES_MEAS_CH) ON, OFF the others
									0101 = ch5	0101 = ch5	9, 8: 00 = VRCM not connected
									0110 = ch6	0110 = ch6	
									0111 = ch7	0111 = ch7	
									1000 = ch8	1000 = ch8	
\$38 LPDIAGREQ	(I)	W	0	0	1	01	1	00			

1. I = INIT, D = DIAG, S = SAFING, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (A) = no in ARMING
2. R = READ, W = WRITE

The first step of the measurement is the read out of the voltage between SFx and SRx that is named resistance into ADC addressing.

This parameter is readable by the microcontroller, via 10bit ADC, through a dedicated request.

The registers to be read are still the four DIAGCTRL_X (see the [Table 33](#)):

Table 33. Squib resistance measurements (first step) - DIAGCTRL_X register


					(1)	(2)	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
\$3X DIAGCTRL_X X = A, B, C, D					-	W	X	X	X	X	X	X	X	X	X	ADCREQ_X \$06 = squib x resistance							19: 1 = conversion finished	
(3)	19	18	17	16																				
	1	0	0	ADCREQ_X	-	R	ADCREQ_X \$06 = squib x resistance						ADCREQ_X 10 bit ADC result											

1. I = INIT, D = DIAG, S = SAFING, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (A) = no in ARMING
2. R = READ, W = WRITE
3. Further bit over the 16 standard.

Once read the ADC measurement, to obtain the value it is necessary to consider the divider ratio of the ADC. In case of resistance x, it is 1:1.

4.1.7.2 Squib resistance measurements - Second step

Figure 16. Squib resistance measurements - Second step



Through this set-up (see the [Figure 16](#)):

- The ISRC is connected to the SRx.
- The squib is correctly connected between SFx and SRx.
- SRx is internally connected to ISINK that is able to sink the current.

$$R_{SQUIB} = \frac{\Delta V_{OUT}}{G * ISRC} \quad (4)$$

With:

- $G = 5.25 \pm 2\%$ (differential amplifier gain)
- $ISRC = 40 \text{ mA} \pm 5\%$

Immediately after the ADC read-out, ISRC is automatically switched OFF to reduce the power consumption.

Example:

- $ADC_{1ST \text{ CONVERSION}} = 0b0100111000 = 312$
- $ADC_{2ND \text{ CONVERSION}} = 0b0010000001 = 129$
- $\Delta_{ADC} = 312 - 129 = 183$

In order to obtain the result in Volt, being the ADC characteristic linear:

$$2.5 \text{ V} : 1024 = x : \Delta_{ADC} \rightarrow x = \frac{183 * 2.5 \text{ V}}{1024} = 0.44 \text{ V} \quad (5)$$

In order to obtain resistance value, considering typical factors:

$$R_{SQUIB} = \frac{x}{G * ISRC} = \frac{0.44 \text{ V}}{5.25 * 40 \text{ mA}} = 2.1 \Omega \quad (6)$$

4.1.8


High squib resistance diagnostic

The aim of the test is to understand if the squib resistor is below 200 Ω , between 500 Ω and 2 k Ω , or beyond 5 k Ω .

In case of a very high squib resistance, there is the possibility to set a lower ISRC current, through the ISRC_CURR_SEL bit, bit 14 in the \$LPDIAGREQ register. In this way, ADC maintains a good dynamic.

The Figure 17, referred to ISRC = 40 mA, is true also in case of ISRC = 8 mA.

Figure 17. High squib resistance diagnostic



Through this set-up (see the Figure 17):

- The ISINK is connected to the SRx.
- The squib is correctly connected between SFx and SRx.
- SRx is internally connected to ISINK that can sink the current.

Note: In Pyro Fuse Application with channels shorted together, the high squib resistance measurement should be the same on all the channels.

The correspondent set up is done by setting the \$38 LPDIAGREQ properly (see the Table 36).

Table 36. High squib resistance diagnostic - LPDIAGREQ register

	(1)	(2)	15	14	13	12:11	10	9:8	7:4	3:0	
\$38 LPDIAGREQ	(I)	W	0	0/1	1	00	1	01	RES_MEAS_CHSEL 0000 = ch0 0001 = ch1 0010 = ch2 0011 = ch3 0100 = ch4 0101 = ch5 0110 = ch6 0111 = ch7 1000 = ch8	LEAK_CHSEL 0000 = ch0 0001 = ch1 0010 = ch2 0011 = ch3 0100 = ch4 0101 = ch5 0110 = ch6 0111 = ch7 1000 = ch8	15: 0 = low level diag 14: 0 = ISRC = 40 mA, 1 = ISRC = 8 mA 13: 1 = pull-down curr. OFF for all channels 12, 11: 00 = ISCR OFF for all channels 10: 1 = ISINK (RES_MEAS_CH) ON, OFF the others 9, 8: 01 = VRCM to SFx (LEAK_CHSEL)

1. I = INIT, D = DIAG, S = SAFING, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (A) = no in ARMING
2. R = READ, W = WRITE

ISINK and VRCM have to be addressed to the same channel, that means RES_MEAS_CHSEL (bit[7:4]) and LEAK_CHSEL (bit[3:0]) are equal. If there is a wrong selection in the two fields there is no notice of the mistake. Through this set-up, the VRCM is connected to SFx and ISINK to SRx. Current flowing through SFx is measured and compared with the ISRLow and ISRhigh (6 mA and 0.7 mA respectively) to identify in which range the resistor measured is.

- HSR HIGH = $R_{\text{SquibHigh}} = 2 \text{ k}\Omega \div 5 \text{ k}\Omega$
- HSR LOW = $R_{\text{SquibLow}} = 200 \text{ }\Omega \div 500 \text{ }\Omega$

In case of low resistance value, as with 2 Ω load, VRCM sees a path from SRx and GND, so STG (very low impedance towards ground) could be detected (see the Table 37).

Read out of these bits has to be done before the next diagnostic request, because these bits are not latched.

Table 37. High squib resistance diagnostic - LPDIAGSTAT register

	(1)	(2)	15:14	13	12	11:8	7	6	5	4	3:0	
\$37 LPDIAGSTAT		R				RES_MEAS_CHSEL 0000 = ch0 0001 = ch1 0010 = ch2 0011 = ch3 0100 = ch4 0101 = ch5 0110 = ch6 0111 = ch7 1000 = ch8					LEAK_CHSEL 0000 = ch0 0001 = ch1 0010 = ch2 0011 = ch3 0100 = ch4 0101 = ch5 0110 = ch6 0111 = ch7 1000 = ch8	19: 0 = low level diag 13: 0 = resis < HSR HIGH 1 = resis > HSR HIGH 12: 0 = resis < HSR LOW 1 = resis < HSR LOW 6: STG 1 = STG detected 4: 1 = VRCM to SFx:
(3) 19 18 17 16		R										
0 0 0 0			X	0	1		X	0/1	X	1		

1. I = INIT, D = DIAG, S = SAFING, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (A) = no in ARMING
2. R = READ, W = WRITE


3. *Further bit over the 16 standard.*

4.1.9 High Side FET diagnostic

The test is possible only in the diagnostic phase.

Before running this test, VRCM has to be previously validated and leakage tests have to be already performed with no fails found. At this point, the HIGH SIDE FET test can be performed.

Figure 18. High Side FET diagnostic



ISRC and ISINK are kept off and VRCM is connected to SFx (see the Figure 18) through the LEAK_CHSEL bits in the the LPDIAGREQ register (see the Table 38). The High Side FET test is enabled through the SYSDIAGREQ register.

Table 38. High Side FET diagnostic - LPDIAGREQ and SYSDIAGREQ registers

	(1)	(2)	15	14	13	12:11	10	9:8	7:4	3:0	
									RES_MEAS_CHSEL	LEAK_CHSEL	
									0000 = ch0	0000 = ch0	
									0001 = ch1	0001 = ch1	15: 0 = low level diag
									0010 = ch2	0010 = ch2	14: 0 = ISRC = 40 mA
									0011 = ch3	0011 = ch3	13: 1 = pull-down curr. OFF for all channels
									0100 = ch4	0100 = ch4	12, 11: 00 = ISCR OFF for all channels
									0101 = ch5	0101 = ch5	10: 0 = ISINK all OFF
									0110 = ch6	0110 = ch6	9, 8: 01 = VRCM to SFx (LEAK_CHSEL)
									0111 = ch7	0111 = ch7	
									1000 = ch8	1000 = ch8	
\$38 LPDIAGREQ	(I)	W	0	0	1	00	0	01			
\$36 SYSDIAGREQ	D	W	X	X	X	X	X	X		0 1 1 1	0111: DSTEST = HSFET active

1. I = INIT, D = DIAG, S = SAFING, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (A) = no in ARMING

2. R = READ, W = WRITE

Test result

The High Side FET test turns ON the HS power: if it turns ON correctly, SFx is connected to SSxy which is at VER voltage through the resistor R in parallel to the safing FET.

During the test, the device monitors the current flowing through VRCM.

If the High Side FET works properly, this current exceeds the thresholds I_{HSFET} , that is $1.8 \text{ mA} \pm 10\%$, and the channel is immediately turned off.

In case the current doesn't exceed the limit mentioned, after the time $T_{FETTIMEOUT}$, that is $200 \mu\text{s}$, the test is terminated, and the output is turned off.

During the $T_{FETTIMEOUT}$ period, FET activation is flagged through a bit, FETON, readable via SPI.

In any condition, the current in SFx doesn't exceed I_{SVRCM} ($I_{LIM_SRC} = -20 \div -10 \text{ mA}$ and $I_{LIM_SNK} = 10 \div 20 \text{ mA}$), and during the FET test the energy provided to the squib is limited at $E_{FETtest} (< 170 \mu\text{J})$.

Table 39. High Side FET diagnostic - LPDIAGSTAT register

					(1)	(2)	15	14:12	11:8	7	6	5	4	3:0	
\$37 LPDIAGSTAT						R			RES_MEAS_CHSEL					LEAK_CHSEL	
(3)	19	18	17	16		R			0000 = ch0					0000 = ch0	19: 0 = low level diag
									0001 = ch1					0001 = ch1	15: 0 = FET OFF during diag
									0010 = ch2					0010 = ch2	7: 0 = no short between loops
							0/1	X	0011 = ch3	0	0	1	1	0011 = ch3	1 = FET ON during diag
	0	0	0	0					0100 = ch4					0100 = ch4	6: 0 = STG not detected
									0101 = ch5					0101 = ch5	5: 1 = STB detected
									0110 = ch6					0110 = ch6	4: 1 = test on SFx
									0111 = ch7					0111 = ch7	
									1000 = ch8					1000 = ch8	

1. I = INIT, D = DIAG, S = SAFING, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (A) = no in ARMING
2. R = READ, W = WRITE
3. Further bit over the 16 standard.

Possible results for High Side FET test are (see the Table 39):

- STB = 1 and STG = 0 → ok.
- STB = 0 or STG = 1 → missing SSxy connection during FET test, or High Side not switched ON, or short to GND during FET test.

STG and STB, after FET test, are latched. They are cleared through a new LPDIAGREQ or a new SYSDIAGREQ.

Note:


- If VRCM is not previously connected to the SFx and the test is run, a dangerous condition could happen.
- In case of SRx shorted to GND, when the HS is turned ON, even if the current flowing through the squib is greater than I_{HSFET} , the HS is not immediately turned off and the current flows through the squib until $T_{FETTIMEOUT}$ expires. This could determine an undesired deployment.

4.1.10 Low Side FET diagnostic

The test is possible only in the diagnostic phase.

Before running this test, VRCM has to be previously validated and leakage tests have to be already performed with no fails found. At this point, the LOW SIDE FET test can be performed.

Figure 19. Low Side FET diagnostic



ISRC and ISINK are kept off and VRCM is connected to SRx (see the Figure 19) through the LEAK_CHSEL bits in the LPDIAGREQ register (see the Table 40). The Low Side FET test is enabled through the SYSDIAGREQ register.

Table 40. Low Side FET diagnostic - LPDIAGREQ and SYSDIAGREQ registers

	(1)	(2)	15	14	13	12:11	10	9:8	7:4	3:0	
									RES_MEAS_CHSEL	LEAK_CHSEL	
									0000 = ch0	0000 = ch0	
									0001 = ch1	0001 = ch1	15: 0 = low level diag
									0010 = ch2	0010 = ch2	14: 0 = ISRC = 40 mA
									0011 = ch3	0011 = ch3	13: 1 = pull-down curr. OFF for all channels
									0100 = ch4	0100 = ch4	12, 11: 00 = ISCR OFF for all channels
									0101 = ch5	0101 = ch5	10: 0 = ISINK all OFF
									0110 = ch6	0110 = ch6	9, 8: 01 = VRCM to SFx (LEAK_CHSEL)
									0111 = ch7	0111 = ch7	
									1000 = ch8	1000 = ch8	
\$38 LPDIAGREQ	(I)	W	0	0	1	00	0	01			
\$36 SYSDIAGREQ	D	W	X	X	X	X	X	X		1 0 0 0	1000: DSTEST = LSFET active

1. I = INIT, D = DIAG, S = SAFING, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (A) = no in ARMING

2. R = READ, W = WRITE

Test result

The Low Side FET test turns ON the LS power: if it turns ON correctly, SRx is connected to SGxy.

During the test, the device monitors the current flowing through VRCM.

If the Low Side FET works properly, this current exceeds the thresholds I_{HSFET} , that is $1.8 \text{ mA} \pm 10\%$, and the channel is immediately turned off.

In case the current doesn't exceed the limit mentioned, after the time $T_{FETTIMEOUT}$, that is $200 \mu\text{s}$, the test is terminated, and the output is turned off.

During the $T_{FETTIMEOUT}$ period, FET activation is flagged through a bit, FETON, readable via SPI.

In any condition, the current in SRx doesn't exceed I_{SVRCM} ($I_{LIM_SRC} = -20 \div -10 \text{ mA}$ and $I_{LIM_SNK} = 10 \div 20 \text{ mA}$), and during the FET test the energy provided to the squib is limited at $E_{FETtest} (< 170 \mu\text{J})$.

Table 41. Low Side FET diagnostic - LPDIAGSTAT register

					(1)	(2)	15	14:12	11:8	7	6	5	4	3:0	
\$37 LPDIAGSTAT						R			RES_MEAS_CHSEL					LEAK_CHSEL	
(3)	19	18	17	16		R			0000 = ch0					0000 = ch0	19: 0 = low level diag
									0001 = ch1					0001 = ch1	15: 0 = FET OFF during diag
									0010 = ch2					0010 = ch2	7: 0 = no short between loops
							0/1	X	0011 = ch3	0	1	0	0	0011 = ch3	1 = FET ON during diag
	0	0	0	0					0100 = ch4					0100 = ch4	6: 1 = STG detected
									0101 = ch5					0101 = ch5	5: 0 = STB not detected
									0110 = ch6					0110 = ch6	4: 0 = test on SRx
									0111 = ch7					0111 = ch7	
									1000 = ch8					1000 = ch8	

1. I = INIT, D = DIAG, S = SAFING, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (A) = no in ARMING
2. R = READ, W = WRITE
3. Further bit over the 16 standard.

Possible results for Low Side FET test are (see the Table 41):

- STB = 0 and STG = 1 → ok
- STB = 1 or STG = 0 → short to battery in Low Side, or Low Side not switched ON.

STG and STB, after FET test, are latched. They are cleared through a new LPDIAGREQ or a new SYSDIAGREQ.

Note:

- Ground loss (SGxy) is not detected through FET test because there is a diode between SGxy and the substrate.
- If VRCM is not previously connected to the SRx and the test is run, a dangerous condition could happen.
- In case of SFx shorted to SSxy, when the LS is turned ON, even if the current flowing through the squib is greater than I_{LSFET} , the LS is not immediately turned off and the current flows through the squib until $T_{FETTIMEOUT}$ expires. This could determine an undesired deployment.
- In case of SRx shorted to SSxy, when the LS is turned ON, even if the current flowing through it is greater than I_{LSFET} , the LS not immediately turned off and the current flows until $T_{FETTIMEOUT}$ expires. Such a high current could damage the LS power.

4.1.11 Loss of ground

This test is based on the voltage of the ground pin, SGxy, during the squib resistor measurement or the High Side driver diagnostic.

Any voltage shift of the SGxy pin over V_{SGopen} , that is 400 to 800 mV, is considered loss of ground, readable in the LP_GNDLOSS register (see the [Table 42](#)).

Table 42. Loss of ground - LP_GNDLOSS register

					(1)	(2)	15:8	7	6	5	4	3	2	1	0	0 = no loss of ground 1 = loss of ground
\$26 LP_GNDLOSS						R										
(3)	19	18	17	16		R	0	CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0	
	0	0	0	0												

1. I = INIT, D = DIAG, S = SAFING, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (A) = no in ARMING
2. R = READ, W = WRITE
3. Further bit over the 16 standard.

GNDLOSSx is set considering t_{SGopen} filter time (46 to 50 μ s) and it is cleared upon read.

Four GND pins are available: SG01, SG23, SG45 and SG67. The IC is able to detect GND loss on CHx or CHy basing on the channel selected.

4.1.12 Safing FET diagnostic

The aim of the test is to verify the SSxy voltage level.

SSxy voltages are readable by the microcontroller through the ADC converter in the \$3X DIAGCTRL_x registers (see the [Table 43](#)).

Table 43. Safing FET diagnostic - DIAGCTRL_X register

	(1)	(2)	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
\$3X DIAGCTRL_X X = A, B, C, D	-	W	X	X	X	X	X	X	X	X	X								ADCREQ_X \$25 = VSYNC \$36 = SS0 \$37 = SS1 \$38 = SS2 \$39 = SS3 \$3A = SS4 \$3B = SS5 \$3C = SS6 \$3D = SS7
(3) 19 18 17 16																			19: 1 = conversion finished
1 0 0 ADCREQ_X	-	R																	ADCREQ_X \$25 = VSYNC \$36 = SS0 \$37 = SS1 \$38 = SS2 \$39 = SS3 \$3A = SS4 \$3B = SS5 \$3C = SS6 \$3D = SS7 ADCREQ_X 10 bit ADC result

1. I = INIT, D = DIAG, S = SAFING, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (A) = no in ARMING
2. R = READ, W = WRITE
3. Further bit over the 16 standard.

Once read the ADC measurement, to obtain the voltage value it is necessary to consider the divider ratio of the ADC. In case of SSxy, it is 15:1.

4.1.13 Deployment time diagnostic

The aim of the test is to pass to the microcontroller the deployment time information that the IC has stored with the previous SPI commands.

This test is possible only in DIAG state.

Table 44. Deployment time diagnostic - SYSDIAGREQ register

	(1)	(2)	15:8	7:4	3	2	1	0	
\$36 SYSDIAGREQ	D	W	X		1	0	0	1	1001: DSTEST - Output timing on FENL pin

1. I = INIT, D = DIAG, S = SAFING, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (A) = no in ARMING
2. R = READ, W = WRITE

Once the \$36 SYSDIAGREQ register is set for output timing on the FENL pin check, even if the test has been performed, it is not possible any modification in the deployment channel configuration (\$06 DCR0, \$07 DCR1, \$08 DCR2, \$09 DCR3 registers).

This feature prevents any modification in the deployment time and deployment current after the test has been performed and, therefore, it is no longer visible by the microcontroller.

To modify again the deployment channel configuration (\$06 DCR0, \$07 DCR1, \$08 DCR2, \$09 DCR3 registers) it is first necessary to change the DSTEST request, and secondly to modify the deployment channel configuration itself as previously done.

Test result


Once the test is ongoing, a signal 0 V → 5 V/3.3 V (depending on VCC) is output on the FENL pin, which reports in sequence, from channel 0 to channel 7, the deployment time programmed, with a 8 ms delay between each channel. Starting from ch0, the FENL signal is high for the deploy time of ch0; then it remains low until the next pulse corresponding to the channel 1 occurs (8 ms delay between each pulse to start); the same happens up to channels 7.

The microcontroller can test the latest deployment time programmed in the DRCx registers measuring the duration of the high ARM pulse.

If the test is performed on a channel with no deployment time previously configured, the high FENL pulse lasts 8 μs.

If the combination time/current deployment programmed for a channel is wrong, then the combination time/current deployment turns back to the default value. In case the deployment time is monitored through the FENL signal, the default one is output.

Figure 20. Deployment timer diagnostic sequence



GADG0003181300PS

4.2 High level diagnostic

The device performs the measurement, as requested by the microcontroller, through the LPDIAGREQ register.

Based on the requests from the microcontroller, diagnostics run according to the set up described for the low level mode but each test set up is driven step by step by the IC itself.

The IC timing schedule is selected through the HI_LEV_DIAG_TIME bit in INIT (see the [Table 45](#)):

Table 45. High level diagnostic

	(1)	(2)	15	14:13	12	11	10	9:8	7:5	4	3:0	
\$01 SYS_CFG	I	W		X	X	X	0					10: HI_LEV_DIAG_TIME 0 = short time 1 = long time
\$38 LPDIAGREQ	(I)	W	1	X	X	X	X	X	HIGH_LEVEL_DIAG_SEL 000 = No diag sel 001 = VRCM Check 010 = Leakage Check 011 = Short Btw Loops Check 100 = Unused 101 = resistance range check 110 = resistance measurement 111 = FET test	SQP	LOOP_DIAG_CHSEL 0000 = ch0 0001 = ch1 0010 = ch2 0011 = ch3 0100 = ch4 0101 = ch5 0110 = ch6 0111 = ch7 1000 = ch8	15: 1 = high level diag 4: SQP 0 = SRx 1 = SFx


1. I = INIT, D = DIAG, S = SAFING, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (A) = no in ARMING

2. R = READ, W = WRITE

In case of high level diagnostic selection, the IC automatically schedules the preparatory tasks to be eventually run in order to perform the required diagnostic.

The flow chart in the [Figure 21](#) shows the time sequence implemented:

Figure 21. High level diagnostic flow



The FP bit in the LPDIAGSTAT register is available only in case of high level diagnostic selected. It is stuck at 0 otherwise.

Once a test which requires preliminary measurement phases is selected (i.e. leakage test and FET test), this bit is set if the diagnostic procedure has been stopped because of a fault recorded in such a preliminary step.

Two diagnostic flows are implemented, as shown in the [Figure 22](#) and [Figure 23](#):

Figure 22. High level loop diagnostic flow 1






Figure 23. High level loop diagnostic flow 2



4.2.1 VRCM check - High Side

Figure 24. VRCM check - High Side (Diagnostic)



The correspondent set up (see the [Figure 24](#)) is done by setting the \$38 LPDIAGREQ register properly (see the [Table 46](#)).

Table 46. VRCM check, High Side - LPDIAGREQ register

	(1)	(2)	15	14:8	7:5	4	3:0	
\$38 LPDIAGREQ	(I)	W	1	X	HIGH_LEVEL_DIAG_SEL 001 = VRCM Check	SQP 1	LOOP_DIAG_CHSEL 0000 = ch0 0001 = ch1 0010 = ch2 0011 = ch3 0100 = ch4 0101 = ch5 0110 = ch6 0111 = ch7 1000 = ch8	15: 1 = high level diag 4: 1 = SFx


1. $I = \text{INIT}$, $D = \text{DIAG}$, $S = \text{SAFING}$, $A = \text{ARMING}$, $- = \text{ALL STATES}$, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (A) = no in ARMING
2. $R = \text{READ}$, $W = \text{WRITE}$

The result of the diagnostic is readable in the \$37 LPDIAGSTAT register (see the [Table 47](#)) and shown in the [Figure 25](#).

Table 47. VRCM check, High Side - LPDIAGSTAT register

				(1)	(2)	15:12	11:8	7	6	5	4	3:0	
\$37 LPDIAGSTAT					R							LEAK_CHSEL	
(3)	19	18	17	16		R						0000 = ch0	
												0001 = ch1	19: 1 = high level diag
												0010 = ch2	18: 1 = high level diag is running
												0011 = ch3	7: 0 = no short between loops
												0100 = ch4	6: 0 = STG not detected
												0101 = ch5	5: 1 = STB detected
												0110 = ch6	4: 1 = SFx
												0111 = ch7	
												1000 = ch8	
	1	0/1	0	0		X	HIGH_LEVEL_DIAG_SEL 0001 = VRCM Check	0	0	1	1		


1. I = INIT, D = DIAG, S = SAFING, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (A) = no in ARMING
2. R = READ, W = WRITE
3. Further bit over the 16 standard.

Figure 25. Diagnostic - VRCM check - High Side waveform


VRCM check, once required, is not run one shot on both HS and LS, but the microcontroller selects through the SQP bit the High Side or the Low Side.

4.2.2 VRCM check - Low Side

Figure 26. VRCM check - Low Side (Diagnostic)



The correspondent set up (see the Figure 26) is done by setting the \$38 LPDIAGREQ register properly (see the Table 48).

Table 48. VRCM check, Low Side - LPDIAGREQ register

	(1)	(2)	15	14:8	7:5	4	3:0	
\$38 LPDIAGREQ	(I)	W	1	X	HIGH_LEVEL_DIAG_SEL 001 = VRCM Check	SQP 0	LOOP_DIAG_CHSEL 0000 = ch0 0001 = ch1 0010 = ch2 0011 = ch3 0100 = ch4 0101 = ch5 0110 = ch6 0111 = ch7 1000 = ch8	15: 1 = high level diag 4: 0 = SRx

1. I = INIT, D = DIAG, S = SAFING, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (A) = no in ARMING
2. R = READ, W = WRITE

Being ISRC and VRCM connected to SFx, if VRCM works correctly, short to battery, readable in the \$37 LPDIAGSTAT register, is asserted for the channel selected (see the Table 49).

Table 49. VRCM check, Low Side - LPDIAGSTAT register


					(1)	(2)	15:12	11:8		7	6	5	4	3:0		
\$37 LPDIAGSTAT						R	X	HIGH_LEVEL_DIAG_SEL 0001 = VRCM Check	0	1	0	0	LEAK_CHSEL		19: 1 = high level diag 18: 1 = high level diag is running 7: 0 = no short between loops 6: 1 = STG detected 5: 0 = STB not detected 4: 0 = SRx	
(3)	19	18	17	16		R							0000 = ch0			
	1	0/1	0	0									0001 = ch1 0010 = ch2 0011 = ch3 0100 = ch4 0101 = ch5 0110 = ch6 0111 = ch7 1000 = ch8			

1. I = INIT, D = DIAG, S = SAFING, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (A) = no in ARMING
2. R = READ, W = WRITE
3. Further bit over the 16 standard.

VRCM check, once required, is not run one shot on both HS and LS, but the microcontroller selects through the SQP bit the High Side or the Low Side.

4.2.3 Leakage test - High Side

Figure 27. Leakage test - High Side (Diagnostic)



The correspondent set up (see the [Figure 27](#)) is done by setting the \$38 LPDIAGREQ register properly (see the [Table 50](#)).

Table 50. Leakage test, High Side - LPDIAGREQ register

	(1)	(2)	15	14:8	7:5	4	3:0	
\$38 LPDIAGREQ	(I)	W	1	X	HIGH_LEVEL_DIAG_SEL 010 = leakage test	SQP 1	LOOP_DIAG_CHSEL 0000 = ch0 0001 = ch1 0010 = ch2 0011 = ch3 0100 = ch4 0101 = ch5 0110 = ch6 0111 = ch7 1000 = ch8	15: 1 = high level diag 4: 1 = SFx

1. I = INIT, D = DIAG, S = SAFING, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (A) = no in ARMING
2. R = READ, W = WRITE

The result of the diagnostic is readable in the \$37 LPDIAGSTAT register (see the [Table 51](#)).



Table 51. Leakage test, High Side - LPDIAGSTAT register

	(1)	(2)	15:12	11:8	7	6	5	4	3:0	
\$37 LPDIAGSTAT		R							LEAK_CHSEL	
(3) 19 18 17 16		R							0000 = ch0 0001 = ch1 0010 = ch2 0011 = ch3 0100 = ch4 0101 = ch5 0110 = ch6 0111 = ch7 1000 = ch8	19: 1 = high level diag 18: 1 = high level diag is running 7: 0 = no short between loops 6: 0 = STG not detected 5: 0 = STB not detected 4: 1 = SFx
1 0/1 0 0			X	HIGH_LEVEL_DIAG_SEL 010 = LEAKAGE Check	0	0	0	1		

1. I = INIT, D = DIAG, S = SAFING, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (A) = no in ARMING
2. R = READ, W = WRITE
3. Further bit over the 16 standard.

Depending on the value of the capacitors mounted on the ECU, the same high level diagnostic can be performed setting the HI_LEV_DIAG_TIME bit in order to increase the time of the internal diagnostic finite state machine operation (see the [Figure 28](#) and [Figure 29](#)).

This bit can be written only in INIT state.

Figure 28. Diagnostic - Leakage check - High Side waveform, short time

Figure 29. Diagnostic - Leakage check - High Side waveform, long time

Table 52. Leakage test, High Side - SYS_CFG register


	(1)	(2)	15:13	12	11	10	9:1	0	
\$01 SYS_CFG	I	W		X		1			10: HI_LEV_DIAG_TIME 0 = short time, 1 = long time

1. I = INIT, D = DIAG, S = SAFING, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (A) = no in ARMING
2. R = READ, W = WRITE

Note: *In Pyro Fuse Application with channels shorted together, a leakage on a channel causes a fault on all the channels.*

4.2.4 Leakage test - Low Side

Figure 30. Leakage test - Low Side (Diagnostic)



The correspondent set up (see the [Figure 30](#)) is done by setting the \$38 LPDIAGREQ register properly (see the [Table 53](#)).

Table 53. Leakage test, Low Side - LPDIAGREQ register

	(1)	(2)	15	14:8	7:5	4	3:0	
\$38 LPDIAGREQ	(I)	W	1	X	HIGH_LEVEL_DIAG_SEL 010 = leakage test	SQP 0	LOOP_DIAG_CHSEL 0000 = ch0 0001 = ch1 0010 = ch2 0011 = ch3 0100 = ch4 0101 = ch5 0110 = ch6 0111 = ch7 1000 = ch8	15: 1 = high level diag 4: 0 = SRx

1. $I = \text{INIT}$, $D = \text{DIAG}$, $S = \text{SAFING}$, $A = \text{ARMING}$, $- = \text{ALL STATES}$, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (A) = no in ARMING
2. $R = \text{READ}$, $W = \text{WRITE}$

The result of the diagnostic is readable in the \$37 LPDIAGSTAT register (see the [Table 54](#)):

Table 54. Leakage test, Low Side - LPDIAGSTAT register

					(1)	(2)	15:12	11:8	7	6	5	4	3:0	
\$37 LPDIAGSTAT						R							LEAK_CHSEL	
(3)	19	18	17	16		R							0000 = ch0	
													0001 = ch1	19: 1 = high level diag
													0010 = ch2	18: 1 = high level diag is running
													0011 = ch3	7: 0 = no short between loops
													0100 = ch4	6: 0 = STG not detected
													0101 = ch5	5: 0 = STB not detected
													0110 = ch6	4: 0 = SRx
													0111 = ch7	
													1000 = ch8	
	1	0/1	0	0			X	HIGH_LEVEL_DIAG_SEL 010 = LEAKAGE Check	0	0	0	0		

1. I = INIT, D = DIAG, S = SAFING, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (A) = no in ARMING

2. R = READ, W = WRITE

3. Further bit over the 16 standard.

Note: In Pyro Fuse Application with channels shorted together, a leakage on a channel causes a fault on all the channels.

4.2.5 Short between loops

The correspondent set up is done by setting the \$38 LPDIAGREQ properly (see the Table 55).

Table 55. Short between loops - LPDIAGREQ register

	(1)	(2)	15	14:8	7:5	4	3:0	
\$38 LPDIAGREQ	(I)	W	1	X	HIGH_LEVEL_DIAG_SEL 011 = short between loop	SQP 0/1	LOOP_DIAG_CHSEL 0000 = ch0 0001 = ch1 0010 = ch2 0011 = ch3 0100 = ch4 0101 = ch5 0110 = ch6 0111 = ch7 1000 = ch8	15: 1 = high level diag 4: 0 = SRx, 1 = SFx

1. I = INIT, D = DIAG, S = SAFING, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (A) = no in ARMING
2. R = READ, W = WRITE

The result of the diagnostic is readable in the \$37 LPDIAGSTAT register (see the Table 56).

Table 56. Short between loops - LPDIAGSTAT register


	(1)	(2)	15:12	11:8	7	6	5	4	3:0	
\$37 LPDIAGSTAT		R							LEAK_CHSEL	
(3) 19 18 17 16		R							0000 = ch0 0001 = ch1 0010 = ch2 0011 = ch3 0100 = ch4 0101 = ch5 0110 = ch6 0111 = ch7 1000 = ch8	19: 1 = high level diag 18: 1 = high level diag is running 7: 0 = no short between loops 6: 0 = STG not detected 5: 0 = STB not detected 4: 0 = SRx, 1 = SFx
1 0/1 0 0			X	HIGH_LEVEL_DIAG_SEL 011 = short between loop	0	0	0	0/1		

1. I = INIT, D = DIAG, S = SAFING, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (A) = no in ARMING
2. R = READ, W = WRITE
3. Further bit over the 16 standard.

Note: In Pyro Fuse Application with channels shorted together, the short to ground should be a real short of SRx or SFx pin to GND. Moreover, a short to ground on a channel will be present on all the others.

4.2.6 Squib resistance range

Figure 31. Squib resistance range (Diagnostic)



The correspondent set up (see the [Figure 31](#)) is done by setting the \$38 LPDIAGREQ register properly (see the [Table 57](#)).

Table 57. Squib resistance range - LPDIAGREQ register

	(1)	(2)	15	14:8	7:5	4	3:0	
\$38 LPDIAGREQ	(I)	W	1	X	HIGH_LEVEL_DIAG_SEL 101 = squib res range	SQP 1	LOOP_DIAG_CHSEL 0000 = ch0 0001 = ch1 0010 = ch2 0011 = ch3 0100 = ch4 0101 = ch5 0110 = ch6 0111 = ch7 1000 = ch8	15: 1 = high level diag 4: 1 = SFx

1. $I = \text{INIT}$, $D = \text{DIAG}$, $S = \text{SAFING}$, $A = \text{ARMING}$, $- = \text{ALL STATES}$, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (A) = no in ARMING
2. $R = \text{READ}$, $W = \text{WRITE}$

The result of the diagnostic in case of **2 Ω squib** is readable in the \$37 LPDIAGSTAT register (see the [Table 58](#)):

Table 58. Squib resistance range - LPDIAGSTAT register

					(1)	(2)	15:14	13	12	11:8	7	6	5	4	3:0	
\$37 LPDIAGSTAT						R									LEAK_CHSEL	
(3)	19	18	17	16		R										
							X	0	1	HIGH_LEVEL_DIAG_SEL 101 = squib res range	0	1	0	1	0000 = ch0 0001 = ch1 0010 = ch2 0011 = ch3 0100 = ch4 0101 = ch5 0110 = ch6 0111 = ch7 1000 = ch8	19: 1 = high level diag 18: 1 = high level diag is running 13: 0 = HSR meas < HSR HIGH value 12: 1 = HSR meas < HSR LOW value 7: 0 = no short between loops 6: 1 = STG detected 5: 0 = STB not detected 4: 1 = SFx

1. I = INIT, D = DIAG, S = SAFING, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (A) = no in ARMING

2. R = READ, W = WRITE

3. Further bit over the 16 standard.

The results could be the following:

- STG = 1 → the squib has a very low resistive value.
- SQP = 1 → VRCM is connected to the High Side.



Note: In Pyro Fuse Application with channels shorted together, the high squib resistance measurement should be the same on all the channels.

4.2.7 Squib resistance measurement

The IC allows measuring the squib resistance value in the range of $1 \div 10 \Omega$ with overall 8% precision.

Two steps of the measurement, described in the [Figure 32](#) and [Figure 33](#), are managed by the IC, which also makes ADC conversion results available.

Note: In Pyro Fuse Application with channels shorted together, the squib resistance measurement should be the same on all the channels.

Figure 32. Squib resistance measurement - First step (Diagnostic)

Figure 33. Squib resistance measurement - Second step (Diagnostic)


The correspondent set up is done by setting the \$38 LPDIAGREQ properly (see the Table 59).

Table 59. Squib resistance measurement - LPDIAGREQ register

	(1)	(2)	15	14:8	7:5	4	3:0	
\$38 LPDIAGREQ	(I)	W	1	X	HIGH_LEVEL_DIAG_SEL 110 = squib res range	X	LOOP_DIAG_CHSEL 0000 = ch0 0001 = ch1 0010 = ch2 0011 = ch3 0100 = ch4 0101 = ch5 0110 = ch6 0111 = ch7 1000 = ch8	15: 1 = high level diag

1. I = INIT, D = DIAG, S = SAFING, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (A) = no in ARMING

2. R = READ, W = WRITE

The IC triggers at the end of each step above an ADC conversion. Once the high level diagnostic has been performed, results of ADC conversions have to be read in the registers \$3C, \$3D DIAGCTRL_X by selection of SQUIB resistance measurement (bit [6:0] = \$06).

The result of the first conversion, ADC_{1ST CONVERSION}, is stored in \$3C DIAGCTRL_C. Instead, the result of the second conversion, ADC_{2ND CONVERSION}, is stored in \$3D DIAGCTRL_D.

Once read the ADC measurement, to obtain the value it is necessary to consider the divider ratio of the ADC. In case of resistance x, it is 1:1.

Being two measurements, the squib resistance is so calculated:

$$\Delta V_{OUT} = (SFx - SRx)_1 - (SFx - SRx)_2 \quad (7)$$

$$R_{SQUIB} = \frac{\Delta V_{OUT}}{G * ISRC} \quad (8)$$

With:

- G = 5.25 ± 2% (differential amplifier gain)
- ISRC = 40 mA ± 5%

Example:

- ADC_{1ST CONVERSION} = 0b0100111000 = 312
- ADC_{2ND CONVERSION} = 0b0010000001 = 129
- Δ_{ADC} = 312 - 129 = 183

In order to obtain the result in Volt, being the ADC characteristic linear:

$$2.5 V : 1024 = x : \Delta_{ADC} \rightarrow x = \frac{183 * 2.5 V}{1024} = 0.44 V \quad (9)$$

In order to obtain resistance value, considering typical factors:


$$R_{SQUIB} = \frac{x}{G * ISRC} = \frac{0.44 V}{5.25 * 40 mA} = 2.1 \Omega \quad (10)$$

4.2.8 High Side FET diagnostic

The test is possible only in the diagnostic phase.

Before running this test, the IC validates VRCM, then performs leakage test and in case of no failures, High Side FET test is performed.

Figure 34. High Side FET test (Diagnostic)



The correspondent set up (see the Figure 34) is done by setting the \$38 LPDIAGREQ and \$36 SYSDIAGREQ registers (see the Table 60).

Table 60. High Side FET diagnostic - LPDIAGREQ and SYSDIAGREQ registers

	(1)	(2)	15	14:8	7:5	4	3:0				
\$38 LPDIAGREQ	(I)	W	1	X	RES_MEAS_CHSEL 111 = FET test	SQP 1	LOOP_DIAG__CHSEL				15: 0 = high level diag 4: 1 = SFx
							0000 = ch0				
							0001 = ch1				
							0010 = ch2				
							0011 = ch3				
							0100 = ch4				
							0101 = ch5				
							0110 = ch6				
							0111 = ch7				
1000 = ch8											
\$36 SYSDIAGREQ	D	W	X	X			0	1	1	1	0111: DSTEST = HSFET active

1. I = INIT, D = DIAG, S = SAFING, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (A) = no in ARMING

2. R = READ, W = WRITE

The High Side FET test turns ON the HS power: if it turns ON correctly, SFx is connected to SSxy which is at VER voltage through the resistor R in parallel to the safing FET.

During the test, the device monitors the current flowing through VRCM.

If the High Side FET works properly, this current exceeds the thresholds I_{HSFET} , that is $1.8 \text{ mA} \pm 10\%$, and the channel is immediately turned off.

In case the current does not exceed the limit mentioned, after the time $T_{FETTIMEOUT}$, that is $200 \mu\text{s}$, the test is terminated, and the output is turned off.

The result of the diagnostic is readable in the \$37 LPDIAGSTAT register (see the Table 61):

Table 61. High Side FET diagnostic - LPDIAGSTAT register

					(1)	(2)	15	14:12	11:8	7	6	5	4	3:0	
\$37 LPDIAGSTAT						R								LEAK_CHSEL	
(3)	19	18	17	16		R								0000 = ch0	19: 1 = high level diag
														0001 = ch1	18: 1 = high level diag is running
														0010 = ch2	15: 1 = FET ON during diag
														0011 = ch3	7: 0 = no short between loops
														0100 = ch4	6: 0 = STG not detected
														0101 = ch5	5: 1 = STB detected
														0110 = ch6	4: 1 = SFx
														0111 = ch7	
														1000 = ch8	
	1	0/1	0	0			0/1	X	RES_MEAS_CHSEL 111 = FET test	0	0	1	1		

1. I = INIT, D = DIAG, S = SAFING, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (A) = no in ARMING

2. R = READ, W = WRITE

3. Further bit over the 16 standard.

Possible results for High Side FET test are:


- STB = 1 and STG = 0 → ok.
- STB = 0 or STG = 1 → missing SSxy connection during FET test, or High Side not switched ON, or short to GND during FET test.

STG and STB, after FET test, are latched. They are cleared through a new LPDIAGREQ or a new SYSDIAGREQ.

4.2.9 Low Side FET diagnostic

Before running this test, IC validates VRCM, then performs leakage test and in case of no failures, Low Side FET test is performed.

Figure 35. Low Side FET test (Diagnostic)



The correspondent set up (see the Figure 35) is done by setting the \$38 LPDIAGREQ and \$36 SYSDIAGREQ registers (see the Table 62).

Table 62. Low Side FET diagnostic - LPDIAGREQ and SYSDIAGREQ registers

	(1)	(2)	15	14:8	7:5	4	3:0	
\$38 LPDIAGREQ	(I)	W	1	X	RES_MEAS_CHSEL 111 = FET test	SQP 0	LOOP_DIAG_CHSEL 0000 = ch0 0001 = ch1 0010 = ch2 0011 = ch3 0100 = ch4 0101 = ch5 0110 = ch6 0111 = ch7 1000 = ch8	15: 0 = high level diag 4: 0 = SRx
\$36 SYSDIAGREQ	D	W	X	X		1	0 0 0 0	1000: DSTEST = LSFET active

1. I = INIT, D = DIAG, S = SAFING, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (A) = no in ARMING
2. R = READ, W = WRITE

Low Side FET test turns ON the Low Side. If the Low Side turns ON correctly, SRx is connected to SGxy.

During the test, the device monitors the current flowing through VRCM.

If the FET works properly, this current exceeds the thresholds I_{LSFET} , that is $450 \mu A \pm 10\%$, and the channel is immediately turned off.

In case the current doesn't exceed the limit mentioned, after the time $T_{FETTIMEOUT}$, that is $200 \mu s$, the test is terminated, and the output is turned off.

The result of the diagnostic is readable in the \$37 LPDIAGSTAT register (see the [Table 63](#)).

Table 63. Low Side FET diagnostic - LPDIAGSTAT register

					(1)	(2)	15	14	13	12	11:8	7	6	5	4	3:0	
\$37 LPDIAGSTAT						R											
(3)	19	18	17	16		R											
							0/1	X	0	1	RES_MEAS_CHSEL 111 = FET test	0	1	0	0	LEAK_CHSEL 0000 = ch0 0001 = ch1 0010 = ch2 0011 = ch3 0100 = ch4 0101 = ch5 0110 = ch6 0111 = ch7 1000 = ch8	19: 1 = high level diag 18: 1 = high level diag is running 15: 1 = FET ON during diag 7: 0 = no short between loops 6: 1 = STG detected 5: 0 = STB not detected 4: 0 = SRx

1. I = INIT, D = DIAG, S = SAFING, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (A) = no in ARMING

2. R = READ, W = WRITE

3. Further bit over the 16 standard.

Possible results for Low Side FET test are:

- STB = 0 and STG = 1 → ok
- STB = 1 or STG = 0 → short to battery in Low Side, or Low Side not switched ON.

STG & STB, after FET test, are latched. They are cleared through a new LPDIAGREQ or a new SYSDIAGREQ.

5 Optimized application circuit

In the scenario of only one channel deployment, the application can be further simplified by:

- Connecting the SSxy directly to battery.
- Not using Remote Sensor interface.

In this case there is a consistent reduction in BOM cost, paying a loss in Safety level.

Table 64. Simplified BOM

Component	Typ	Unit	Requirement	Notes
C1a	100	nF	35 V	VSYN input capacitor
C1b	2.2	μF	35 V	VSYN input capacitor
C2a	100	nF	25 V	VSAT input capacitor
C2b	2.2	μF	25 V	VSAT input capacitor
C3a	100	nF	16 V	VCC input capacitor
C3b	2.2	μF	16 V	VCC input capacitor
C4	100	nF	16 V	CVDD capacitor
C5	10	nF	25 V	SS01 capacitor
C9	22	nF	25 V	SF0 capacitor
C17	22	nF	25 V	SR0 capacitor

Revision history

Table 65. Document revision history

Date	Version	Changes
09-Nov-2021	1	Initial release.
20-May-2024	2	Updated: <ul style="list-style-type: none"> Figure 1. Application circuit; Figure 23. High level loop diagnostic flow 2. Minor text changes in Section 4.2.3: Leakage test - High Side.
22-Jul-2025	3	Figure 1. Application circuit and Table 64. Simplified BOM updated.

Contents

1	Description	2
1.1	Main features	2
1.2	Application overview	3
2	Device configuration	4
2.1	Unused functions	4
3	Deployment	5
3.1	Deployment requirement	5
3.2	Deployment driver protection	10
3.3	Deployment driver example	10
3.3.1	Deployment waveforms	12
3.4	Arming command after deployment command	13
4	Diagnostic	14
4.1	Low level diagnostic	16
4.1.1	High voltage leak test, oxide isolation IC-car chassis	17
4.1.2	VRCM test validation	19
4.1.3	Leakage test - High Side	22
4.1.4	Leakage test - Low Side	24
4.1.5	Leakage test - Low Side pulldown current	26
4.1.6	Short between loops	28
4.1.7	Squib resistance measurements	30
4.1.8	High squib resistance diagnostic	34
4.1.9	High Side FET diagnostic	37
4.1.10	Low Side FET diagnostic	39
4.1.11	Loss of ground	41
4.1.12	Safing FET diagnostic	41
4.1.13	Deployment time diagnostic	42
4.2	High level diagnostic	44
4.2.1	VRCM check - High Side	48
4.2.2	VRCM check - Low Side	50
4.2.3	Leakage test - High Side	51
4.2.4	Leakage test - Low Side	54
4.2.5	Short between loops	56
4.2.6	Squib resistance range	57
4.2.7	Squib resistance measurement	58
4.2.8	High Side FET diagnostic	61

4.2.9	Low Side FET diagnostic	63
5	Optimized application circuit.....	65
	Revision history	66

List of tables

Table 1.	Unused functions management	4
Table 2.	DCR_x register	5
Table 3.	Relationship between deploy current profile and SSxy voltage	6
Table 4.	DSR_x register	6
Table 5.	LOOP_MATR_ARMx registers.	6
Table 6.	SPI commands to pass in SAFING state	7
Table 7.	ARM_STATE register	7
Table 8.	SPIDEPEN register	7
Table 9.	DEPCOM register	8
Table 10.	DCMTSxy registers	9
Table 11.	Global Status Word - GSW	10
Table 12.	DEPOK in GSW.	10
Table 13.	Deployment SPI sequence	11
Table 14.	Deploy event with Arming command after SPI deployment command	13
Table 15.	High or Low level diagnostic	14
Table 16.	Low level diagnostic	16
Table 17.	High voltage leak test, oxide isolation IC-car chassis - LPDIAGREQ register	17
Table 18.	High voltage leak test, oxide isolation IC-car chassis - DIAGCTRL_X registers	18
Table 19.	VRCM test validation (first step) - LPDIAGREQ register	19
Table 20.	VRCM test validation (first step) - LPDIAGSTAT register	20
Table 21.	VRCM test validation (second step) - LPDIAGREQ register	21
Table 22.	VRCM test validation (second step) - LPDIAGSTAT register	21
Table 23.	Leakage test, High Side - LPDIAGREQ register.	22
Table 24.	Leakage test, High Side - DIAGCTRL_X register	23
Table 25.	Leakage test, High Side - LPDIAGSTAT register	23
Table 26.	Leakage test, Low Side - LPDIAGREQ register	24
Table 27.	Leakage test, Low Side - DIAGCTRL_X register	25
Table 28.	Leakage test, Low Side - LPDIAGSTAT register.	26
Table 29.	Leakage test, Low Side pulldown current - LPDIAGREQ register	27
Table 30.	Leakage test, Low Side pulldown current - LPDIAGSTAT register.	27
Table 31.	Short between loops - LPDIAGREQ register	28
Table 32.	Squib resistance measurements (first step) - LPDIAGREQ register	31
Table 33.	Squib resistance measurements (first step) - DIAGCTRL_X register	32
Table 34.	Squib resistance measurements (second step) - LPDIAGREQ register	33
Table 35.	Squib resistance measurements (second step) - LPDIAGSTAT register	33
Table 36.	High squib resistance diagnostic - LPDIAGREQ register	35
Table 37.	High squib resistance diagnostic - LPDIAGSTAT register	35
Table 38.	High Side FET diagnostic - LPDIAGREQ and SYSDIAGREQ registers	37
Table 39.	High Side FET diagnostic - LPDIAGSTAT register	38
Table 40.	Low Side FET diagnostic - LPDIAGREQ and SYSDIAGREQ registers	39
Table 41.	Low Side FET diagnostic - LPDIAGSTAT register.	40
Table 42.	Loss of ground - LP_GNDLOSS register	41
Table 43.	Safing FET diagnostic - DIAGCTRL_X register	42
Table 44.	Deployment time diagnostic - SYSDIAGREQ register	42
Table 45.	High level diagnostic	44
Table 46.	VRCM check, High Side - LPDIAGREQ register.	48
Table 47.	VRCM check, High Side - LPDIAGSTAT register	49
Table 48.	VRCM check, Low Side - LPDIAGREQ register	50
Table 49.	VRCM check, Low Side - LPDIAGSTAT register.	51
Table 50.	Leakage test, High Side - LPDIAGREQ register.	52
Table 51.	Leakage test, High Side - LPDIAGSTAT register	52
Table 52.	Leakage test, High Side - SYS_CFG register.	53
Table 53.	Leakage test, Low Side - LPDIAGREQ register	54

Table 54.	Leakage test, Low Side - LPDIAGSTAT register	55
Table 55.	Short between loops - LPDIAGREQ register	56
Table 56.	Short between loops - LPDIAGSTAT register	56
Table 57.	Squib resistance range - LPDIAGREQ register	57
Table 58.	Squib resistance range - LPDIAGSTAT register	58
Table 59.	Squib resistance measurement - LPDIAGREQ register	60
Table 60.	High Side FET diagnostic - LPDIAGREQ and SYSDIAGREQ registers	61
Table 61.	High Side FET diagnostic - LPDIAGSTAT register	62
Table 62.	Low Side FET diagnostic - LPDIAGREQ and SYSDIAGREQ registers	63
Table 63.	Low Side FET diagnostic - LPDIAGSTAT register	64
Table 64.	Simplified BOM	65
Table 65.	Document revision history	66

List of figures

Figure 1.	Application circuit	3
Figure 2.	Current measurement during deploy	9
Figure 3.	Deployment waveforms, VER = 33 V	12
Figure 4.	Deployment waveforms, VER = 24 V	12
Figure 5.	Deploy event with Arming command after SPI deployment command	13
Figure 6.	Squib diagnostic blocks	15
Figure 7.	High voltage leak test, oxide isolation IC-car chassis	17
Figure 8.	VRCM test validation - First step	19
Figure 9.	VRCM test validation - Second step	20
Figure 10.	Leakage test - High Side	22
Figure 11.	Leakage test - Low Side	24
Figure 12.	Low Side pulldown current - Leakage test	26
Figure 13.	High Side short to ground	29
Figure 14.	Low Side short to ground	30
Figure 15.	Squib resistance measurements - First step	31
Figure 16.	Squib resistance measurements - Second step	32
Figure 17.	High squib resistance diagnostic	34
Figure 18.	High Side FET diagnostic	37
Figure 19.	Low Side FET diagnostic	39
Figure 20.	Deployment timer diagnostic sequence	43
Figure 21.	High level diagnostic flow	45
Figure 22.	High level loop diagnostic flow 1	46
Figure 23.	High level loop diagnostic flow 2	47
Figure 24.	VRCM check - High Side (Diagnostic)	48
Figure 25.	Diagnostic - VRCM check - High Side waveform	49
Figure 26.	VRCM check - Low Side (Diagnostic)	50
Figure 27.	Leakage test - High Side (Diagnostic)	51
Figure 28.	Diagnostic - Leakage check - High Side waveform, short time	53
Figure 29.	Diagnostic - Leakage check - High Side waveform, long time	53
Figure 30.	Leakage test - Low Side (Diagnostic)	54
Figure 31.	Squib resistance range (Diagnostic)	57
Figure 32.	Squib resistance measurement - First step (Diagnostic)	59
Figure 33.	Squib resistance measurement - Second step (Diagnostic)	59
Figure 34.	High Side FET test (Diagnostic)	61
Figure 35.	Low Side FET test (Diagnostic)	63

IMPORTANT NOTICE – READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice.

In the event of any conflict between the provisions of this document and the provisions of any contractual arrangement in force between the purchasers and ST, the provisions of such contractual arrangement shall prevail.

The purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

The purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of the purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

If the purchasers identify an ST product that meets their functional and performance requirements but that is not designated for the purchasers' market segment, the purchasers shall contact ST for more information.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2025 STMicroelectronics – All rights reserved