

How to implement low-power modes on the STM32MP2 MPUs

Introduction

The STM32MP21x, STM32MP23x and STM32MP25x microprocessor devices are built on an Arm[®] Cortex[®]-A35 with single or dual-core CPU subsystem, called CPU1 combined with an Arm[®] Cortex[®]-M33 MCU, called CPU2.

The STM32MP21x, STM32MP23x and STM32MP25x microprocessor devices are referred to as STM32MP2 devices from now on

The STM32MP2 devices are dynamically configurable to adapt the power consumption to the most appropriate power mode. The objective is to maintain the power consumption to the most efficient level.

This application note explains:

- The various low-power modes of STM32MP2 devices
- How to configure them
- How to exit from them.

This document gives guidelines on how to use low-power modes at the system level. It also presents guidelines when using an external STPMIC2x power-regulator component.

The full list of applicable products is given in Table 2, Table 3, and Table 4.



1 General information

This document applies to the STM32MP2 Series microprocessor.

Note: Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

arm

1.1 Glossary

The following table contains a non-exhaustive list of terms used in this document.

Table 1. Glossary

Term	Meaning
AHB	Advanced high-performance bus
AVD	Analog voltage detector
BKPSRAM	Backup SRAM
BOR	Brownout reset
BUCK	Step-down switched-mode power-supply converter
CSS	Clock security system
DDR	Double data rate (SRAM)
DDRCTRL	DDR controller
DDRPHYC	DDR physical interface control
ETH	Ethernet controller
EMMC	Embedded multi-media card
EXTI	Extended interrupts and event controller
FDCAN	Controller area network with flexible data rate.
I DOAN	Could also support time-triggered CAN (TT)
GPIO	General-purpose input/output
GPU	Graphics processing unit
HDP	Hardware debug port
IRQ	Interrupt request
IWDG	Independent watchdog
LDO	Low dropout regulator
LpDDR	Low-power DDR
LPSRAM	Low-power SRAM
LSE	Low-speed external quartz oscillator
LSI	Low-speed internal oscillator
LVDS	Low Voltage Differential Signaling
MCU	Microcontroller
MPU	Microprocessor
MLAHB	Multilayer AHB/AHB-based interconnect
MPU	Microprocessor
OP-TEE	Open portable trusted execution environment
PLL	Phase-locked loop

AN5726 - Rev 2 page 2/50



Term	Meaning
PVD	Programmable voltage detector
PWR	Power control block
PSCI	Power state and coordination interface
OCTOSPI	Octal data lanes serial peripheral interface
RCC	Reset and clock control
RETRAM	Retention RAM
RIF	Resource isolation framework
RTC/TAMP	Real time clock/tamper management
SDMMC	Secure digital and multimedia card interface.
SDIVIIVIC	Supports SD, MMC, eMMC, and SDIO protocols
SMPS	Switched mode power supply converter
SRAM	Static random-access memory
STPMIC2	Power management-integrated circuit. An external circuit that provides a platform with extensive control over the power supplies through signals and serial interface. STPMIC25A (for 3.3 V on V _{DD} application) and STPMIC25B (for 1.8 V on V _{DD} application) are available on STM32MP2 devices. STPMIC2LA (for 3.3 V on V _{DD} application) and STPMIC2LB (for 1.8 V on V _{DD} application) are available on all STM32MP2 devices.
SYSRAM	System SRAM
SW	Software
TEMP	Temperature sensor
TEMPH-L	Temperature sensor high-low monitoring
TF-A	Trusted firmware for Cortex®-A
USART	Universal synchronous/asynchronous receiver transmitter
USB OTG	Universal serial bus (USB) on-the-go (OTG).
000010	A standard USB interface able to become a host or device
VBATH-L	VBAT high-low monitoring
VTT	DDR termination resistance power-supply
WFE	Wait for event
WFI	Wait for interrupt

1.2 Reference documents

For further information on STM32MP2 MPUs, refer to the following documents and deliverables available on www.st.com.

- STM32MP2 product line reference manuals (see Table 2, Table 3 and Table 4 for details)
- STM32MP2 product line datasheets
- STPMIC2x datasheet
- Getting Started with STM32MP25x lines hardware development (AN5489)
- Getting Started with STM32MP21x lines hardware development (AN6055)
- How to use STPMIC25 for a wall adapter powered application on STM32MP25x MPUs (AN5727)
- How to use STPMIC2L for a wall adapter powered application on STM32MP21x MPUs (AN6303)

AN5726 - Rev 2 page 3/50



2 Overview

This application note is applicable to all the devices that are defined in the introduction. The tables below describe their main characteristics.

Depending on the device part number, the system includes a Cortex[®]-M33, and a Cortex[®]-A35 with either a single-core or a dual-core. In the whole document:

- The Cortex®-A35 is also called CPU1.
- The Cortex[®]-M33 is also called CPU2 or MCU.
- The Cortex[®]-M0+ is also called CPU3.
- The full featured system, as defined in the table below, is partitioned into:
- One CPU1 subsystem: single or dual Cortex[®]-A35 with L2 cache
- One CPU2 subsystem: Cortex[®]-M33 with associated peripherals clocked according to CPU activity

The present document assumes a full featured device, for example the STM32MP257.

Note: The CPU and domain configuration depends on product and are as follows:

- The STM32MP25x has a Cortex®-M0+ also called CPU3. The CPU3 is included in a D3 power domain.
- The STM32MP23x has a D3 power domain but without the Cortex[®]-M0+ CPU3.
- The STM32MP21x has no Cortex®-M0+ CPU3, nor D3 power domain.

So in the rest of this document all information related to CPU3 and associated D3 domain must be considered for the relevant devices only.

Lines	Reference manual	Cortex [®] -A35 configuration	Cortex [®] -M33/ Cortex [®] -M0+	GPU	LVDS	FDCAN	ЕТН
STM32MP251		Single-core	Yes/Yes	No	No	No	x1
STM32MP253	RM0457	Dual-core	Yes/Yes	No	No	Yes	x2
STM32MP255	RIVI0457	Dual-core	Yes/Yes	Yes	Yes	Yes	x2
STM32MP257		Dual-core	Yes/Yes	Yes	Yes	Yes	хЗ

Table 2. STM32MP25x device configuration

Table 3. STM32MP23x device configuration

Lines	Reference manual	Cortex [®] -A35 configuration	Cortex [®] -M33/ Cortex [®] -M0+	GPU	LVDS	FDCAN	ЕТН
STM32MP231		Single-core	Yes/No	No	No	No	x1
STM32MP233	RM0457	Dual-core	Yes/No	No	No	Yes	x2
STM32MP235		Dual-core	Yes/No	Yes	Yes	Yes	x2

Table 4. STM32MP21x device configuration

Devices	Reference manual	Cortex [®] -A35 configuration	Cortex [®] -M33/ Cortex [®] -M0+	GPU	DISPLAY	FDCAN	ЕТН
STM32MP211		Single-core	Yes/No	No	No	No	x1
STM32MP213	RM0506	Single-core	Yes/No	No	No	Yes	x2
STM32MP215		Single-core	Yes/No	No	Yes	Yes	x2

AN5726 - Rev 2 page 4/50



The STPMIC2x has several part numbers. The following part numbers are recommended for use with the STM32MP2 series devices:

- STPMIC25APQR for application using V_{DD} = 3.3 V
- STPMIC25BPQR for application using V_{DD} = 1.8 V
- STPMIC2LAQR for application using V_{DD} = 3.3 V
- STPMIC2LBQR for application using $V_{DD} = 1.8 \text{ V}$

The generic part number "STPMIC2x" is used in the rest of the document. For a specific part number, refer to the above paragraph.

AN5726 - Rev 2 page 5/50



3 Power management concept

This section describes the high-level power management concept of STM32MP2 devices. Refer to the corresponding reference manual for more details.

3.1 STM32MP2 device system architecture

The STM32MP2 devices are based on:

- a main single or dual-core CPU1 subsystem
- a CPU2 subsystem.
- an optional CPU3 subsystem having mostly system independent power modes.


The multiple core architecture requires specific power modes both at system and at individual subsystem level. Internal digital logic is supplied by the STPMIC2 dedicated for the STM32MP2 devices. The latter has an internal regulator (such as an LDO or SMPS) for such purpose. This key difference results in a different power-supply management for the STM32MP2 devices which requires the use of external signals and STPMIC2x to control the desired voltage supplies.

The power management features are spread between the reset clock control (RCC), and the power (PWR) blocks of the STM32MP2 devices.

- The RCC block ensures the clock tree handling, such as PLLs, multiplexers, dividers, clock gating are reset.
- The RCC block manages the resets: the local peripheral, the Cortex[®]-A35, the Cortex[®]-M33, and the
 platform.
- The RCC and PWR blocks allow the power mode selection based on the respective power states of the CPU1 and CPU2 subsystems.
- The PWR block is responsible for low-power entry and exit. It drives the control pins (PWR_ON, PWR_CPU_ON, PWR_LP) to the external regulator based on the power mode.

The figure below shows the high-level system architecture of STM32MP2 devices.

Figure 1. STM32MP2 device high-level system architecture



DT74955

AN5726 - Rev 2 page 6/50



3.2 System supplies (V_{DD}, V_{DDCPU}, and V_{DDCORE})

The STM32MP2 devices require several power supplies. Among these power supplies, V_{DD} , $V_{DDA18AON}$, V_{DDCPU} , and V_{DDCORE} play a key role in the low-power mode configuration.

- V_{DD}, V_{DDA18AON}: power supply input for I/Os and system analog such as reset, power management oscillators, and PLLs.
- V_{DDCPU}: CPU1 subsystem digital supply
- V_{DDCORE}: digital core domain supply.

Note: V_{DD} , and $V_{DDA18AON}$ must be present before V_{DDCPU} and V_{DDCORE} .

The various power pins of STM32MP2 devices can be supplied by using STPMIC2x. The STPMIC2x usage for this purpose is detailed in the reference design section of the application notes:

- How to use STPMIC25 for a wall adapter powered application on STM32MP25x MPUs (AN5727).
- How to use STPMIC2L for a wall adapter powered application on STM32MP21x lines (AN6303).

3.3 Power management description


The power management controls V_{DDCPU} and V_{DDCORE} supplies in accordance with the system operation modes (see Section 4: Operating modes). The system is split into three domains:

- D1 domain supplied by V_{DDCPU}, containing the Cortex[®]-A35 (CPU1).
- D2 system domain, which is the system domain supplied by V_{DDCORE}, contains the Cortex[®]-M33 (CPU2), a large part of the peripherals and the system control.
- D3 domain supplied by V_{DDCORE} or an internal backup regulator, containing the Cortex[®]-M0+ (CPU3), some peripherals able to work in autonomous mode, and a small part of the system control.

The power supply scheme is given in Figure 2 and Figure 3 the illustration below.

AN5726 - Rev 2 page 7/50


Figure 2. STM32MP23x/STM32MP25x power supply scheme



F68353V3



Figure 3. STM32MP21x power supply scheme



AN5726 - Rev 2 page 9/50



4 Operating modes

This section describes the STM32MP2 device power modes and the ways of activating them.

Note: There are no CPU3, D3 domain in the STM32MP21x. Only the single Standby mode is supported. Standby1 and Standby2 are only available on the STM32MP23x and the STM32MP25x.

4.1 Operating modes description

The operating modes control the clock distribution to the different parts of the system and the system power. The system operating mode is driven by the CPU1 subsystem and CPU2 subsystem, and by D3 domain in Standby mode. A CPU subsystem can include multiple domains depending on its peripheral allocation.

The table below presents the operating modes for the different systems.

Table 5. Operating modes

Domain	Power mode	D1 domain	D3 domain ⁽⁶⁾	Description
	Run1	DRun DStop1	SRun1 ⁽⁷⁾	V _{DDCORE} , V _{DDCPU} power on, clock on
	Run2	DStandby		V _{DDCORE} power on, V _{DDCPU} power off, clock on
	Stop1	DStop1	SRun2 or	V _{DDCORE} , V _{DDCPU} power on, clock off
	Stop2	DStandby	SStop1 ⁽⁷⁾	V _{DDCORE} power on, V _{DDCPU} power off, clock off
	LP-Stop1(1)(2)	DStop2		V _{DDCORE} , V _{DDCPU} power on, clock off
	LP-Stop2(1)(2)	DStandby		V _{DDCORE} power on, V _{DDCPU} power off, clock off
D2 system domain	LPLV-Stop1 ⁽¹⁾	DStop3	SRun3 or SStop2 ⁽⁸⁾	V _{DDCORE} reduced power-level, and supply load, clock off
	LPLV-Stop2 ⁽¹⁾	DStandby	·	V_{DDCORE} reduced power level, and supply load, V_{DDCPU} power off, clock off
	Standby1 ⁽⁹⁾			V _{DDCORE} , V _{DDCPU} power off, clock off
	Standby2 ⁽⁹⁾	DStandby	SStandby	V _{DDCORE} , V _{DDCPU} power off, clock off
	VBAT ⁽³⁾	DStandby	SRun3 or SStop2 or SStandby ⁽¹⁰⁾	VSW is supplied by battery. All power supplies are off except V _{BAT} . RTC/TAMP is still active clocked by LSE crystal
	Power off	DStandby	SStandby	All power supplies off
	DRun	-	-	V _{DDCPU} power on, CPU1 clock on, CPU1 subsystem is in CRun or CSleep mode
D4 domain	DStop1/ DStop2	-	-	V _{DDCPU} power on, CPU1 clock off, CPU1 subsystem is in CStop mode
D1 domain	DStop3	-	-	V _{DDCPU} reduced power-level, CPU1 clock off, CPU1 subsystem is in CStop mode
	DStandby	-	-	V _{DDCPU} power off, CPU1 clock off, CPU1 subsystem is in CStop mode
D3 domain ⁽⁶⁾	SRun1	-	-	V _{DDCORE} power on, the domain bus matrix is clocked by system clocks, CPU3 subsystem is in CRun or CSleep mode, and the D2 system domain is in Run1 or Run2 mode
	SRun2	-	-	V _{DDCORE} power on, the domain bus matrix is clocked by a local clock, CPU3 subsystem is in CRun or CSleep mode and the D2 system domain is in Stop1 or Stop2 mode

AN5726 - Rev 2 page 10/50



Domain	Power mode	D1 domain	D3 domain ⁽⁶⁾	Description
	SRun3	-	-	V _{DDCORE} power on/reduced power-level, the domain bus matrix is clocked by a local clock, CPU3 subsystem is in CRun or CSleep mode and the D2 system domain is in LP-Stop1 or LP-Stop2, LPLV-Stop1 or LPLV-Stop2, or Standby mode
D3 domain ⁽⁶⁾	SStop1	-	-	V _{DDCORE} power on, the domain bus matrix may be stalled if clock is not requested by autonomous peripherals, CPU3 subsystem is in CStop mode and the D2 system domain is in Stop1 or Stop2 mode
Do domain*	SStop2	-	-	V _{DDCORE} power on/reduced power-level, the domain bus matrix may be stalled if clock is not requested by autonomous peripherals, CPU3 subsystem is in CStop mode and the system D2 domain is in LP-Stop1 or LP-Stop 2, LPLV-Stop1 or LPLV-Stop2, or Standby mode
	SStandby	-	-	V _{DDCORE} power off, CPU3 clock off, All CPUs subsystems are in Cstop, the D2 system domain is in Standby, and the PDDS_D3 in PWR_D3CR selects SStandby
0.5114	CRun	-	-	CPU and CPU subsystem peripherals clock on
 CPU1 CPU2 CPU3⁽¹¹⁾ 	CSleep ⁽⁴⁾	-	-	CPU clock OFF and CPU subsystem peripheral clock on/off
0.00	CStop	-	-	CPU and CPU subsystem peripherals clock off
CPU1	eCSleep ⁽⁵⁾	-	-	CPU clock OFF and CPU subsystem peripheral clock on/off

- 1. There is no difference in the PWR_ON, PWR_CPU_ON and PWR_LP output control pins between LP-Stop1/2 and LPLV-Stop1/2 modes (see Section 4.3: External control signals PWR_ON, PWR_CPU_ON, PWR_LP pins). The user must ensure the STPMIC2x is correctly configured before entering any low power mode.
- The main difference between Stop1 and Stop2, and LP-Stop1 and LP-Stop2 modes is that in LP-Stop1 and LP-Stop2
 modes, the PWR_ON output signal is toggling to 0 when using STPMIC2x external power regulator. This means that when
 in LP-Stop1 or LP-Stop2 mode, STPMIC2x actions such as powering off DDR termination resistance power supply are
 possible.
- 3. To retain the content of the VSW domain when V_{DD} is turned off, the VBAT pin can be connected to an optional standby voltage supplied from a battery or from another source. The VSW domain is composed of:
 - RTC/TAMP
 - Backup registers
 - BKPSRAM
 - RFTRAM
- The CPU subsystems allocated peripheral clock operates according to RCC PERxLPEN. When the CPU1 enters CSIeep
 with wait for event (WFE), the CPU1 subsystem allocated peripheral clock operates as in CPU1 CRun mode, irrespective
 of RCC PERxLPEN
- 5. The CPU1 can go in an enhanced CSleep when the ESLPREQ is set in RCC_C1SREQSETR register. When this bit is set and STPREQ_Px (x = 0, 1) bits combination is 0, PLL1 is powered down and bypassed.
- 6. The following conditions apply:
 - D3 domain SRunx modes is not applicable for the STM32MP23x.
 - D3 domain is not applicable for STM32MP21x.
- 7. SStop1 for STM32MP23x
- 8. SStop2 for STM32MP23x
- 9. Refer to Section 4: Operating modes.
- 10. SStop2 or SStandby for STM32MP23x
- 11. CPU3 not applicable for STM32MP23x and STM32MP21x

Important:

The condition where V_{DDCORE} is OFF while V_{DDCPU} is ON is forbidden and not supported.

The choice of which low-power mode to use depends on the power saving target and it must be chosen according to which wakeup interrupts are needed and available in the chosen low-power mode and the expected wakeup time duration.

AN5726 - Rev 2 page 11/50



The user must always make sure that the chosen low-power mode is consistent with the available wakeup sources. For instance, Standby1 and Standby2 modes have very limited wakeup source capabilities.

Also, the wakeup duration is longer if power supply voltages have been reduced or switched off by reducing V_{DDCORE} , switching off DDR resistance termination supply with DDR in self-refresh or completely switching off the DDR. This last action may require reloading the firmware from the flash memory. The system low-power mode wakeup capabilities are presented in the table below.

Table 6. Low-power mode wake-up capabilities of the system on STM32MP23x and STM32MP25x lines

System power mode	Wake-up sources
Stop1/Stop2 LP- Stop1/LP-Stop2	Group1 : Group2 + HPDMAx (x = 1, 2, 3), HSI frequency monitoring, USB (USBH & USB3DRD), UCPD1, ETHx (x = 1,2), USARTx (x = 1 to 9), I2Cx (x = 1 to 7), I3Cx (x = 1 to 3), SPIx (x = 1 to 7), DTS, LPTIMx (x = 1, 2)
LPLV-Stop1/2	Group2 : Group3 + PVD, PVM, GPIOs
Standby1 ⁽¹⁾	Group3 : Group4 + CPU3, DBG, LPDMA, LPUART1 ⁽²⁾ , I2C8 ⁽²⁾ , I3C4 ⁽²⁾ , SPI8 ⁽²⁾ , ADF1 ⁽²⁾ , LPTIMy (y = 3, 4, 5), WWDG2, MBOX2, IPCC2, HSEM, GPIOZ
Standby2 ⁽¹⁾	Group4 : Group5 + 6 x WKUP pins
VBAT	Group5 : BOR, VBATH/VBATL, TEMPH/TEMPL, LSE CSS, RTC/auto wake-up, tamper pins, IWDGx

- 1. Refer to Section 4: Operating modes.
- 2. The wake-up associated to autonomous mode is not managed in OpenSTLinux.

Table 7. Low-power mode wake-up capabilities of the system on STM32MP21x lines

System power mode	Wake-up sources
Stop1/Stop2 LP- Stop1/LP-Stop2	Group1: Group2 + DBG + HPDMAx (x = 1, 2, 3), HSI/MSI frequency monitoring, USB (USBH & OTG), ETHx (x = 1,2), USARTx (x = 1 to 7), LPUART1, I2Cx (x = 1 to 3), I3Cx (x = 1 to 3), SPIx (x = 1 to 6), DTS, LPTIMx (x = 1 to 5)
LPLV-Stop1/2	Group2 : Group3 + PVD, PVM, GPIOs
Standby	Group3 : Group4 + BOR, IWDGx, 6 x WKUP pins
VBAT	Group4: VBATH/VBATL, TEMPH/TEMPL, LSE CSS, RTC/auto wake-up, tamper pins

AN5726 - Rev 2 page 12/50



4.2 Low-power mode control

4.2.1 Low-power mode control registers

The control register bits presented below are related to the low-power modes. For more information on low-power modes see Section 4.1: Operating modes description.

The low-power modes control register bits are presented in the table below.

Table 8. Low-power modes control register bits

Register bit setting	Bit value	Description
PDDS_D1 bit of the	0: DStop mode kept when CPU1 enters CStop	This bit allows CPU1 to define the
PWR_CPU1CR register ⁽¹⁾	1: DStandby mode allowed when CPU1 enters CStop	Deepsleep mode for the D1 domain.
PDDS_D2 bit of the	0: Stop mode kept when CPU2 enters CStop	This bit allows CPU1 to define the Deepsleep mode for the D2 domain/
PWR_CPU1CR register ⁽¹⁾	1: Standby mode allowed when CPU2 enters CStop	system.
PDDS_D2 bit of the	0: Stop mode kept when CPU2 enters CStop	This bit allows CPU2 to define the Deepsleep mode for the D2 domain/
PWR_CPU2CR register (2)	1: Standby mode allowed when CPU2 enters Cstop	system.
PDDS_D3 bit of the PWR_D3CR	0: SStop mode kept when system enters CStop	This bit allows CPU3 to define the
register (3)	1: SStandby mode allowed when system enters CStop	Deepsleep mode for the D3 domain.
STPREQ_P0 bit of the	0: Writing 0 has no effect. Reading 0 means that the CPU1 processor core 0 does not allow the CPU1 subsystem to go to CStop	RCC CPU1 stop request set register
RCC_C1SREQSETR register ⁽⁴⁾	1: Writing 1 sets the STPREQ_P0 bit. Reading 1 means that the CPU1 processor core 0 allows the CPU1 subsystem to go to CStop	defines whether the CPU1 subsystem is allowed to enter CStop.
STPREQ_P1 bit of the	0: Writing 0 has no effect. Reading 0 means that the CPU1 processor core 1 does not allow the CPU1 subsystem to go to CStop	RCC CPU1 stop request set register defines whether the CPU1 subsystem is
RCC_C1SREQSETR register ⁽⁴⁾	1: Writing 1 sets the STPREQ_P0 bit. Reading 1 means that the CPU1 processor core 1 allows the CPU1 subsystem to go to Cstop	allowed to enter CStop.
ESLPREQ bit of the	0: Writing 0 has no effect. Reading 0 means that enhanced CSleep for CPU1 subsystem is not requested	RCC CPU1 stop request set register defines whether the enhanced CSleep has
RCC_C1SREQSETR ⁽⁴⁾	1: Writing 1 sets the ESLPREQ bit. Reading 1 means that enhanced CSleep for CPU1 subsystem is requested	been requested for CPU1.

- 1. PWR CPU1 control register
- 2. PWR CPU2 control register
- 3. PWR D3 control register not applicable to STM32MP21x
- 4. RCC CPU1 stop request set register

The table below summarizes the relationship between the system and the CPUx (where x = 1, 2, or 3) low-power modes

AN5726 - Rev 2 page 13/50

System	CPU1	CPU2	CPU3 ⁽¹⁾	System clock	D3 oscillator	V _{DDCPU}	V _{DDCORE}		
Run1	CRun or Csleep or eCSleep ESLPREQ = 1 ⁽²⁾	CRun, CSleep, or Cstop		ON	ON	ON			
	Cstop	CRun or Csleep					ON		
Run2	CStop and PDDS_D1=1	CRun or Csleep				OFF			
Stop1	Cstop					ON	(nominal)		
Stop2	CStop and PDDS_D1 = 1	Cstop CRun, CSleep Cstop CStop and LPDS_D2 = 1(5) CStop and LPDS_D2=1(4) and	CRun, CSleep, or			OFF			
LP-Stop1 ⁽³⁾	CStop and LPDS_D1=1 ⁽⁴⁾		CStop and	·	Ostop			ON	
LP-Stop2	CStop and PDDS_D1=1			OFF	ON/OFF	OFF			
LPLV- Stop1 ⁽³⁾	CStop and LPDS_D1=1 ⁽⁴⁾ and LVDS_D1=1 ⁽⁶⁾					ON	ON (reduced)		
LPLV-Stop2	LVDS_D2=1(/)	LVDS_D2=1 ⁽⁷⁾							
Standby1 ⁽⁸⁾	CStop and	CCton and				OFF			
Standby2 ⁽⁸⁾	PDDS_D1=1	=1 CStop and PDDS_D2=1	CStop and PDDS_D3=1		OFF		OFF		

Table 9. System low-power modes summary

- 1. No CPU3 on STM32MP23x and STM32MP21x
- 2. ESLPREQ in RCC_C1SREQSETR selects enhanced CSleep for CPU1.
- 3. At least one PDDS_Dn (n = 1, 2) in PWR_CPU1CR and PWR_CPU2CR selects Stop.
- 4. LPDS_D1 in PWR_CPU1CR selects LP-Stop.
- 5. LPDS_D2 in PWR_CPU2CR selects LP-Stop.
- 6. LVDS_D1 in PWR_CPU1CR selects LPLV-Stop.
- 7. LVDS D2 in PWR CPU2CR selects LPLV-Stop.
- 8. Refer to Section 4: Operating modes.

4.3 External control signals PWR_ON, PWR_CPU_ON, PWR_LP pins

The three output pins PWR_ON, PWR_CPU_ON, and PWR_LP are related to the V_{DDCORE} and V_{DDCPU} supplies. They are used by external components or regulators to identify which voltage level must be applied on V_{DDCORE} and V_{DDCPU} .

- PWR_ON: V_{DDCORE} supply request (active high):
 It is automatically generated by the hardware depending on the state of the STM32MP2 device and on the value of LPCFG_D2 (PWR_ON pin configuration) bit of the PWR D2 control register (PWR_D2CR).
- PWR_CPU_ON: V_{DDCPU} supply request (active high):
 It is automatically generated by the hardware depending on the state of the STM32MP2xx device and on the value of LPCFG_D1 (PWR_ CPU_ON pin configuration) bit of the PWR D1 control register (PWR_D1CR).
- PWR_LP: V_{DDCORE} low-power mode control (active low):

 It is automatically generated by the hardware depending on the state of the STM32MP2 device and the value of LPDS_D1, LPDS_D2, LVDS_D1 and LVDS_D2 bits of the PWR CPU1 and CPU2 control register (PWR CPU1CR) and (PWR CPU2CR). This pin is not used with STPMIC2x.

AN5726 - Rev 2 page 14/50



Table 10. Register bit settings

Register bit setting	Bit value	Description
LDDC D4	0: Stop mode selected, external regulator kept in main power mode.	This is bit 16 of the PWR CPU1 control register (PWR_CPU1CR).
LPDS_D1	1: LP/LPLV-Stop mode selected, the external regulator may enter low-power mode.	It controls Low-Power Deep Sleep Stop mode selection for the D1 domain. (1)
	0: Stop mode selected, external regulator kept in main power mode (PWR_LP = 1).	This is bit 16 of the PWR CPU2 control register (PWR CPU2CR).
LPDS_D2	1: LP/LPLV-Stop mode selected, the external regulator may enter low-power mode (PWR_LP = 0).	It controls Low-Power Deep Sleep Stop mode selection for the D2 domain/system. (2)
	0: LP-Stop mode V _{DDCPU} domain supply reset level at same level as Run mode.	This is bit 17 of the PWR CPU1 control register (PWR_CPU1CR).
LVDS_D1	V _{DDCPU} domain supply level in LP-Stop mode must be kept at same level as Run mode.	It controls Low-Voltage Deep Sleep LPLV-Stop mode selection for the D1 domain.
	1: LPLV-Stop mode V _{DDCPU} domain supply reset level at lower level than Run mode.	VDDCPU supply can be lowered in LPLV-Stop mode (see datasheet for voltage levels).
	0: LP-Stop mode V _{DDCORE} domain supply reset level at same level as Run mode.	This is bit 17 of the CPU2 control register (PWR_CPU2CR).
LVDS_D2	V _{DDCORE} domain supply level in LP-Stop mode must be kept at same level as Run mode.	It controls Low-Voltage Deep Sleep LPLV-Stop mode selection for the D2 domain/system.
	1: LPLV-Stop mode V _{DDCORE} domain supply reset level at lower level than Run mode.	VDDCORE supply can be lowered in LPLV-Stop mode (see datasheet for voltage levels).
	0: PWR_CPU_ON pin signals DStandby mode (PWR_CPU_ON = 1 in DRun, DStop1, DStop2, DStop3, and = 0 in DStandby).	This is bit 0 of the PWR D1 control register (PWR D1CR)
LPCFG_D1	1: PWR_CPU_ON pin signals DStandby and DStop2, DStop3 modes (PWR_CPU_ON = 1 in DRun, DStop1, and = 0 in DStop2, DStop3, and DStandby).	It controls the PWR_ON pin configuration
	0: PWR_ON pin signals Standby (PWR_ON = 1 in Run, Stop1, Stop2, LP-Stop1, LP-Stop2, LPLV-Stop1, LPLV-Stop2, and = 0 in Standby1 $^{(3)}$, and Standby2 $^{(3)}$).	This is bit 0 of the PWR D2 control register (PWR_D2CR)
LPCFG_D2	1: PWR_ON pin signals Standby, LP-Stop, and LPLV-Stop modes (PWR_ON = 1 in Run, Stop1, Stop2, and = 0 in LP-Stop1, LP-Stop2, LPLV-Stop1, LPLV-Stop2 and Standby1 ⁽³⁾ , and Standby2 ⁽³⁾).	It controls the PWR_ON pin configuration

- 1. Further low-power mode selection is provided by LVDS_D1.
- 2. Further low-power mode selection is provided by LVDS_D2.
- 3. Refer to Section 4: Operating modes.

The table below indicates:

- The PWR_ON, PWR_CPU_ON, and PWR_LP output pin values. These values depend on the various power mode configurations and LPDS_Dn, LPCFG_Dn, and LVDS_Dn bits (n= 1, 2).
- Shows the different way of using pins:
 - PWR_CPU_ON
 - PWR_ON
 - PWR LP

This is determined by how the STM32MP2 device is used with STPMIC2x. The power modes are detailed in the PWR section of the appropriate reference manual.

AN5726 - Rev 2 page 15/50




Table 11. PWR_LP, PWR_ON, PWR_CPU_ON levels according to power modes, LPDS, LVDS, and LPCFG bits

	LPDS_D1/ LPDS_D2/ PWR_ON		R_ON	PWR_C	PU_ON		
System	LVDS_D1 bits	LVDS_D2 bits	PWR_LP	LPCFG_D2 =0	LPCFG_D2 ⁽¹⁾ =1	LPCFG_D1 ⁽²⁾ =0	LPCFG_D1 =1
Startup							
(until V _{DD} reaches POR threshold level)	X/X	X/X	0	0	0	0	0
Dund	X/X	0/X				4	4
Run1	0/X	X/X			1	1	1
Run2	0/X	X/X	1			0	0
Stop1	0/X	0/X				1	1
Stop2	0/X	0/X		1		0	0
LP-Stop1	1/0	1/0				1	
LP-Stop2	1/0	1/0				0	
LPLV-Stop1	1/1	1/1	0(3)		- (0)	1	
LPLV-Stop2	1/1	1/1	0(3)		0(3)		
Standby1 ⁽⁴⁾	X/X	X/X				0	
Standby2 ⁽⁴⁾	X/X	X/X		0			
V _{BAT} (V _{DD} powered down)	X/X	X/X	High-Z	High-Z	High-Z	High-Z	High-Z

- 1. Configuration used with STPMIC25x PWRCTRL1 pin connected to PWR_ON.
- 2. Configuration used with STPMIC25x PWRCTRL2 pin connected to PWR_CPU_ON.
- There is no difference between LP-Stop1/2, LPLV-Stop1/2, and Standby1/2 mode on the PWR_ON, PWR_LP output values '00' with LPCFG_D2 bit=1.
- 4. Refer to Section 4: Operating modes.

The figure below illustrates the relation between the system states and the PWR_ON, PWR_CPU_ON, PWR_LP output pins of regulator control for STM32MP2 devices.

Figure 4. Power states and external regulator control



AN5726 - Rev 2 page 16/50



4.3.1 Using the STPMIC2x power regulator

Note:

For references to the Standby modes, refer to Section 4: Operating modes

Refer to Figure 1. STM32MP2 device high-level system architecture for high-level system architecture when using the STPMIC2x power regulator.

The following pins from the STM32MP2 are needed to interface and control the STPMIC2x power modes:

Table 12. STM32MP2 / STPMIC2x connections

STM32MP2 pins	STPMIC2x pins
PWR_ON	PWRCTRL1
PWR_CPU_ON	PWRCTRL2
NRSTC1MS	PWRCTRL3

In that case, the user must set the LPCFG_D1 bit of the PWR_D1CR register to 0, and LPCFG_D2 bit of the PWR_D2CR to 1.

Table 11 shows that there is no difference between the LP-Stop1 and LP-Stop2, LPLV-Stop1 and LPLV-Stop2, and Standby1 and Standby2 modes on the output values of the control signals PWR_ON and PWR_LP which are 0 if the bit LPCFG_D2 is set to 1.

The STPMIC2x differentiates between the LP-Stop1 and LP-Stop2, LPLV-Stop1 and LPLV-Stop2, and Standby1/2 low-power modes and applies the correct V_{DDCORE} and V_{DDCPU} value thanks to the STPMIC2x internal registers. The programming of these registers is done via the I2C interface and not through the PWR_ON, PWR_CPU_ON, nor PWR_LP pins values.

When using the STM32MPU OpenSTLinux distribution, the secure monitor TF-A or OP-TEE handles this programming. Before entering into LP-Stop1 and LP-Stop2, LPLV-Stop1 and LPLV-Stop2, or Standby1/2 mode, the application must configure the STPMIC2x internal registers to the correct system power-supplies level. These are V_{DDCORE} , V_{DDCPU} , V_{DD} , V_{DDQ_DDR} , and others. When entering LP-Stop1, and LP-Stop2 mode, it is still possible to program the STPMIC2x even though the V_{DDCORE} level is not decreased. This applies only in LPLV-Stop1, and LPLV-Stop2. This results in other power supplies being shut down if not needed. This is, for example, the case for the power supply of the DDR termination resistances.

AN5726 - Rev 2 page 17/50



- Control signals between STPMIC2x and STM32MP25x (see Table 2 for more details of the devices).
 This paragraph describes how the STM32MP25x microprocessor communicates with the STPMIC2x device. There are several interface choices that can be used depending on the application requirements.
 Some interfaces are described below. Refer to AN5727 for more information.
 - I²C Interface:

The STPMIC2x can be controlled by the STM32MP2 via the I²C interface. This interface controls advanced low power features such as:

- Enable or disable a regulator
- Set a regulator voltage and mode (low-power mode)
- Switch between nominal mode and overdrive mode.
- ON / INT push button:

STPMIC2x PONKEY_N digital input pin (active low) is connected to the user "ON / INT" push button on the application. This button has three actions:

- Powers up the STPMIC2x
- Sends an interrupt to the STM32MP2
- Forces a Turn on/off condition (see section Application turn-on / turn-off conditions on AN5727 for more information).
- NRST signal

The STM32MP2 NRST pin is linked to the STPMIC2x RSTn digital input active low pin. It can also be connected to a "RESET" push button. The RSTn signal is a bidirectional reset pin for the STPMIC2x:

- When the STPMIC2x asserts an RSTn, such as during the power-up or the power-down sequence, it drives the NRST signal low: the STM32MP2 is forced into a reset status until the STPMIC2x releases the RSTn.
- When the STM32MP2 asserts an NRST signal, such as a watchdog event, low voltage on V_{DD} and so on, or on a press of the "RESET" button, the STPMIC2x immediately asserts a reset with the RSTn pin and performs a non-interruptible power cycle: the STPMIC2x performs a power down sequence followed by a power up sequence and finally releases the RSTn.
- At the end of the power-cycle sequence, the STPMIC2x waits for the STM32MP2 NRST signal to go high before rearming the reset to avoid an infinite reset loop.
- PWRCTRL1. PWRCTRL2. PWRCTRL3

Power controls are STPMIC2x digital input signal controlled from the STM32MP2, all STPMIC2x power control pins are connected to a power control pin of the STM32MP2 as described below:

- The PWR_ON signal is driven by the STM32MP2 PWR_ON pin to control the PWRCTRL1 pin of STPMIC2x. The PWR_ON signal is also used to control the V_{DDCORE} power supply for the STM32MP2 D2 domain. When the PWR_ON signal is low, it enables the STPMIC2x to switch to a low-power mode, such as LP-Stop1, LP-Stop2, LPLV-Stop1, LPLV-Stop2, or Standby. This reduces the power consumption of the system by turning off or reducing the power to non-essential components.
- The PWR_CPU_ON signal is driven by the STM32MP2 PWR_CPU_ON pin to control the PWRCTRL2 pin of STPMIC2x. The PWR_CPU_ON signal is also used to control the V_{DDCPU} power supply for the STM32MP2 D1 domain. When the PWR_CPU_ON signal is low, it enables the STPMIC2x to switch to a low-power mode, such as LP-Stop1, LP-Stop2, LPLV-Stop1, LPLV-Stop2, or Standby. This reduces the power consumption of the system by turning off or reducing the power to non-essential components.
- The NRSTC1MS signal is driven by the STM32MP2 NRSTC1MS pin to control PWRCTRL3 pin of the STPMIC2x. The NRSTC1MS pin is active when a system reset is generated. The NRSTC1MS pin can be used to control supplies of external flash required for first level boot of CPU1 and which needs a power cycle to ensure a platform reboot (eMMC, SD-Card).

4.3.2 STPMIC2x supplies example 3.3 V I/Os with DDR4

The following reference design examples target a complex 3.3 V I/Os platform with DDR4 and high integration with the STPMIC25APQR and STPMIC2LAPQR. The design examples are illustrated in Figure 5 and Figure 6. Usually, all platform components can be powered by the STPMIC2x. Full power supply control is supported with the STPMIC25APQR I²C and side band signals. The STPMIC2L devices require additional external LDO or SMPS to supply the full application. All low power modes are supported. See the STPMIC25 and STPMIC2L documentation for details of STPMIC25APQR and STPMIC2LAPQR components.

AN5726 - Rev 2 page 18/50






Figure 5. STPMIC25APQR example 3.3 V I/Os with DDR4

AN5726 - Rev 2 page 19/50



STPMIC2Lx STM32MP2xx VBAT **X** LDO5OU™ LDO25IN VDD DD_FLASH (3.3 LPF VDDA1V8 (1.8V) VDDA18ADC LDO2OUT vss PDR_ON(1) VREF+ VDDA1V8 AON (1.8V) ADC VDDA18AON VREF-雪雪 XT_EN1 GPIO[5:1 SDA **VDDCSI** VDDCORE (0.82V) Pxx (I2C7 SDA) VDD (3.3V) -VSS SCL Pxx (I2C7_SCL) only use if VBAT is supplied separately than VDD PC13 (RTC_OUT1) VDDA18CSI VDDA1V8 (1 8V) up during VBAT mode is required ONKEYn INTr PA0 (PWR WKUP1) PWRCTRL1 PWR_ON PWRCTRI 2 PWR CPU ON PWRCTRL3 NRSTC1MS NC PWR_LP ire (see text) RST I NRST VIC RESET VDDCORE (0.82V) BUCK1IN VLX VDDCORE (0.82 V) PGND1 VOUT VSS VDDCPU (0.8V / 0.9V) VLX • PGND3 VOUT vss VSS VDDA1V8 (1.8V) DO67 LDO6OU VDDA18PLLx VDDIO3 LDO7OU1 VSS VSS VDD3V3_USB (3.3V) VDDIO2 VDDA1V8 LDO4OU VDD33USB VSS vss VIN VDDIO1 /DDIO 3V3 VDDA18USB SDMMC1 (4.5 - 5.5V) LDO10UT VSS Additional VIN AGND VDDA18DDR **₩** vss DDR VDD DDR (1.2V) BUCK2IN VLX2 ·II-1240 GND2 VOUT V_{DD} / V_{DDQ} (2 x) VREECA ╫ VDD_DDR (1.2V) LDO3IN Vss / Vssq DDR4 memory ZQ GNDLDO VPP DDR (2.5) LD030UT VTT_DDR (0.6V) Vpp (ZQ) VREF (0.6 V) Note: Alternatively, to ease routing and avoid long VREF lines, V_{REF} could be generated locally by a $1K\Omega/1K\Omega$ 1% resistor divider on V_{DDQ} close to each V_{REF} pins VDD3V3 (3.3V) PMIC sunnlies example 3.3V I/Os with DDR4

Figure 6. STPMIC2LAPQR example 3.3 V I/Os with DDR4

3.3V supply -- D

Low power modes are managed by the STM32MP2. The external STM32MP2 control signals controls the STPMIC2x PWRCTRLx signals assigned to manage the STPMIC2x regulators behavior. Depending on PWRCTRLx status, the STM32MP2 enters into one low power mode or another (see Table 11).

Before entering in any low-power mode, the STM32MP2 must set the STPMIC2x PWRCTRL xxxx_ALT_CR register in line with the expected STPMIC2x regulator settings for low-power mode behavior. If needed, the STM32MP2 must set the STPMIC2x PWRCTRL xxxx_MAIN_CR control registers to guarantee that the application leaves the low-power mode.

The following table shows how the STPMIC2x can be programmed in Run1 mode and before entering any LP-Stop, any LPLV-Stop, and any Standby modes respectively. The table below lists all the power supplies and not only those relates to the V_{DDCORE} . The settings used on them are in line with the example presented in Figure 5 and Figure 6.

AN5726 - Rev 2 page 20/50

Table 13. STPMIC25 and STPMIC2L configuration depending on operating modes

	. STPMIC25 STPMIC2L			Configuration						
Supply name	regulators	regulators	PWRCTRLx assignment	RUN1/STOP1	RUN2/STOP2	LP-STOP1/ LPLV-STOP1	LP-STOP2/ LPLV-STOP2	STANDBY1/ STANDBY2 ⁽¹⁾		
V _{DDCPU}	BUCK1	BUCK3	PWR_CPU_ON	ON HP ⁽²⁾ (xxxx_MAIN_CR)	OFF (xxxx_ALT_CR)	ON HP ⁽²⁾ (xxxx_MAIN_CR)	OFF (xxxx_ALT_CR)	OFF (xxxx_ALT_CR)		
V _{DDCORE}	BUCK2	BUCK1	PWR_ON	ON HP ⁽²⁾ (xxxx_MAIN_CR)	ON HP ⁽²⁾ (xxxx_MAIN_CR)	ON HP ⁽²⁾ (xxxx_ALT_CR) (3)	ON HP ⁽²⁾ (xxxx_ALT_CR) ⁽³⁾	OFF (xxxx_ALT_CR)		
V _{DDA18}	BUCK5	LDO6								
V _{DD_DDR}	BUCK6	BUCK2				,	ON HP ⁽²⁾ (xxxx_ALT_CR)	055		
V _{REF_DDR}	VREFDDR	Resistor bridge on BUCK2	PWR_ON	(xxxx_MAIN_CR)	ON (HP ⁽²⁾ for BUCKs) (xxxx_MAIN_CR)			OFF (xxxx_ALT_CR)		
V _{PP_DDR}	LDO5	LDO7								
V _{DD_EMMC}	LDO2	LDO6 (1V8)								
VDD_EMMC	LDO2	LDO2 (3V3)								
V _{DD_SDCARD}	LDO7	LDO5 (3V3)	NRSTC1MS	ON	ON	ON	OFF (RESET)	OFF (RESET)		
V _{DDIO_SDCARD}	LDO8	LDO5 (3V3) or external BUCK/LDO for UHS-I		(xxxx_MAIN_CR)			, , ,	or (NEOLI)		
V _{TT_DDR}	LDO3	LDO3	PWR_ON	ON (xxxx_MAIN_CR)	ON (xxxx_MAIN_CR)	OFF (xxxx_ALT_CR)	OFF (xxxx_ALT_CR)	OFF (xxxx_ALT_CR)		
V _{DD3V3_USB}	LDO4	LDO4	-	ON or OFF (xxxx_MAIN_CR)	OFF (xxxx_MAIN_CR)	ON or OFF (xxxx_MAIN_CR)	OFF (xxxx_MAIN_CR)	OFF (xxxx_MAIN_CR)		

^{1.} Refer to Section 4: Operating modes

BUCK4 on STPMIC25x and LDO2 on STPMIC2Lx (V_{DDIO}) and LDO1 (V_{DDA1V8_AON}) are always ON. Application note AN5727 and AN6303 provides more details on how to use STPMIC25 and STPMIC2L.

^{2.} HP stands for high power. Ref to Section 4.6.6: Exit from LP-Stop2 and LPLV-Stop2 mode

^{3.} VDDCORE supply lowered to 670 mV (for LPLV-Stop1 or LPLV-Stop2 mode) (xxxx_ALT_CR)



4.4 Low-power mode entry sequence

The STM32MP2 devices have dedicated power-modes at subsystem level (CPU1, CPU2 and CPU3), at D1 domain level and at system level (see Section 4: Operating modes). This section details how to enter those power modes at subsystem and at system level.

Table 14. Subsystem low-power mode entry sequence definition

System level definition	Description						
	Subsystem						
CPU1 subsystem	The CPU1 subsystem low-power modes (CSleep and CStop) are entered by the CPU1 when executing the wait for interrupt (WFI) or wait for event (WFE) instructions. WFE being available only when entering CSleep. In order for the CPU1 to enter the subsystem low-power modes, the RCC and PWR registers must already be correctly programmed (refer to Section 5.1: Peripheral assignment and allocation). When using STM32 MPU OpenSTLinux Distributions those mechanisms are handled by the first stage bootloader (refer to Section 4.5: Power management under Linux [®]).						
CPU2 subsystem	The CPU2 subsystem low-power modes (CSleep and CStop) are entered by the CPU2 when executing the WFI, or WFE instructions, or when the SLEEPONEXIT bit in the Cortex [®] -M33 system control register is set on return from ISR.						
CPU3 ⁽¹⁾ subsystem	The CPU3 subsystem low-power modes (CSleep and CStop) are entered by the CPU3 when executing the WFI, or WFE instructions, or when the SLEEPONEXIT bit in the Cortex [®] -M0+ system control register is set on Return from ISR.						
	Domain						
D1 domain	The D1 domain enters D1 DStop1 mode when all EXTI wake-up sources assigned to CPU1 are cleared, and CPU1 is in CStop mode and the PDDS_D1 and LPDS_D1 bits in the PWR_CPU1CR register selects DStop for the D1 domain.						
Di domain	The D1 domain enters D1 DStandby mode when all EXTI wake-up sources assigned to CPU1 are cleared, and CPU1 is in CStop mode and the PDDS_D1 bit in the PWR_CPU1CR register select DStandby for the D1 domain.						
	System						
System	The system enters Stop1, Stop2, LP-Stop1, LP-Stop2, LPLV-Stop1, LPLV-Stop2 or Standby1 ⁽²⁾ when all the EXTI wakeup sources are cleared and when both the CPU1 and CPU2 are in CStop.						
	The system enters Standby2 ⁽²⁾ when all the EXTI wakeup sources are cleared, and all CPUs are in CStop.						

- 1. No CPU3 on STM32MP21x, nor on STM32MP23x
- 2. Refer to Section 4: Operating modes

Note: The system low-power mode entry sequence are defined in Table 16.

When using STM32CubeMP2 package, several functions are defined for low-power modes. The table below describes each function defined in STM32CubeMP2 package according to its dedicated low-power mode.

AN5726 - Rev 2 page 22/50



Table 15. Low-power modes functions used on CPU within STM32CubeMP2 package

Low-power mode	Function	Argument	Description
Csleep	HAL_PWR_EnterSLEEPMode	SLEEPEntry: PWR_SLEEPENTRY_WFI PWR_SLEEPENTRY_WFE	Specifies if CSleep mode is entered with WFI or WFE instruction.
	HAL_PWR_EnableSleepOnExit	None	Set SLEEPONEXIT bit of SCR register. When this bit is set, the processor reenters SLEEP mode when an interruption handling is over.
	HAL_PWR_DisableSleepOnExit	None	Clears SLEEPONEXIT bit of SCR register.
CstopPDDS Dx=0	HAL PWR EnterSTOPMode	Regulator: PWR_REGULATOR_LP_OFF PWR_REGULATOR_LP_ON_LV_OFF PWR_REGULATOR_LP_ON_LV_ON	Specifies which power state the regulator supplying current CPU domain can reach.
CstopPDDS_Dx=0		STOPEntry: PWR_STOPENTRY_WFI PWR_STOPENTRY_WFE	Specifies if CStop mode is entered with WFI or WFE instruction.
CstopPDDS_Dx=1	HAL_PWR_EnterSTANDBYMode	STANDBYType ⁽¹⁾ : • PWR_STANDBY_1 ⁽²⁾ • PWR_STANDBY_2 ⁽³⁾	This function puts the CPU in CStop (WFI) and sets the CPUx PDDS_Dx bit to 1, allowing the system to enter Standby mode. The STANDBYType parameter specifies the Standby mode that can be reached.

There is no D3 domain for the STM32MP21x, use either of the two parameters to enter the low-power Standby mode. Refer to Section 4: Operating modes

Table 16. System low-power mode entry sequence

System low-power mode	Mode entry	Comments
Stop1	When CPU1 and CPU2 subsystems are in CStop and there is no active EXTI1-2 wake-up source: PDDS_D1 = 0 in PWR_CPU1CR PDDS_D2 = 0 in PWR_CPU1CR or PWR_CPU2CR LPDS_D1 = 0 in PWR_CPU1CR or LPDS_D2 = 0 in PWR_CPU2CR	The system clock including any PLL, and the system bus matrix clocks are stopped.
Stop2	When CPU1 and CPU2 subsystems are in CStop and there is no active EXTI1-2 wake-up source: PDDS_D1 = 1 in PWR_CPU1CR PDDS_D2 = 0 in PWR_CPU1CR or PWR_CPU2CR LPDS_D2 = 0 in PWR_CPU2CR	The Stop2 mode is equivalent to Stop1 mode in term of available features, but with the D1 in DStandby mode (V _{DDCPU} supply is powered down).
LP-Stop1	When CPU1 and CPU2 subsystems are in CStop and there is no active EXTI1-2 wake-up source: PDDS_D1 = 0 in PWR_CPU1CR PDDS_D2 = 0 in PWR_CPU1CR or PWR_CPU2CR	The LP-Stop1 mode is handled in the same way as Stop1 mode, during LP-Stop1 mode V _{DDCPU} and V _{DDCORE} are kept at Run mode level, but with a limited power capability ⁽¹⁾ .

AN5726 - Rev 2 page 23/50

^{2.} Standby1 mode: D3 still On, but D1 and D2 Off

^{3.} Standby2 mode: D3, D2 and D1 Off



System low-power mode	Mode entry	Comments
	LPDS_D1 = 1 in PWR_CPU1CR and LPDS_D2 = 1 in PWR_CPU2CR	
LPLV-Stop1	When CPU1 and CPU2 subsystems are in CStop and there is no active EXTI1-2 wake-up source: PDDS_D1 = 0 in PWR_CPU1CR PDDS_D2 = 0 in PWR_CPU1CR or PWR_CPU2CR LPDS_D1 = 1 in PWR_CPU1CR and LPDS_D2 = 1 in PWR_CPU2CR LVDS_D1 = 1 in PWR_CPU1CR and LVDS_D2 = 1 in PWR_CPU2CR	The LPLV-Stop1 mode is handled in the same way as Stop1 mode, but V _{DDCORE} supply is reduced, and the power capability ⁽¹⁾ is reduced as well. ⁽²⁾
LP-Stop2	When CPU1 and CPU2 subsystems are in CStop and there is no active EXTI1-2 wake-up source: PDDS_D1 = 1 in PWR_CPU1CR PDDS_D2 = 0 in PWR_CPU1CR or PWR_CPU2CR LPDS_D2 = 1 in PWR_CPU2CR	The LP-Stop2 mode is handled in the same way as Stop2 mode, during LP-Stop2 mode V _{DDCORE} is kept at Run mode level, but with a limited power capability ⁽¹⁾ , the D1 domain is in DStandby mode (V _{DDCPU} supply is powered down).
LPLV-Stop2	When CPU1 and CPU2 subsystems are in CStop and there is no active EXTI1-2 wake-up source: PDDS_D1 = 1 in PWR_CPU1CR PDDS_D2 = 0 in PWR_CPU1CR or PWR_CPU2CRLPDS_D2 = 1 in PWR_CPU2CR LVDS_D2 = 1 in PWR_CPU2CR	The LPLV-Stop2 mode is handled in the same way as Stop2 mode, but V _{DDCORE} supply is reduced, and the power capability ⁽¹⁾ is reduced as well, the D1 domain is in DStandby mode (V _{DDCPU} supply is powered down). ⁽²⁾
Standby1 ⁽⁴⁾	When CPU1 and CPU2 subsystems are in CStop and there is no active EXTI1-2 wake-up source: All WKUPF bits in PWR_WKUPCRx are cleared All RTC wake-up events are cleared PDDS_D1 = 1 in PWR_CPU1CR PDDS_D2 = 1 in both PWR_CPU1CR and PWR_CPU2CR PDDS_D3 = 0 in PWR_D3CR ⁽³⁾	The Standby1 ⁽⁴⁾ mode is used to achieve a lower power consumption. It is based on CPU1 and CPU2 subsystem CStop mode, as for Stop modes, but with VDDCORE and VDDCPU supply regulators powered off. The D3 domain is still powered from the internal backup regulator. ⁽⁵⁾
Standby2 ⁽⁴⁾	All CPU subsystems are in CStop and there is no active EXTI1/2 wake-up source: All WKUPF bits in PWR_WKUPCRx are cleared All RTC wake-up events are cleared PDDS_D1 = 1 in PWR_CPU1CR PDDS_D2 = 1 in both PWR_CPU1CR and PWR_CPU2CR PDDS_D3 = 1 in PWR_D3CR ⁽³⁾	The Standby2 ⁽⁴⁾ mode is used to achieve the lowest power consumption. It is handled in the same way as Standby1 ⁽⁴⁾ , with CPU3 in CStop, and PDDS_D3 in PWR_D3CR selecting SStandby mode. ⁽⁵⁾

- 1. Limited power capability: this is usually achieved using an external STPMIC2x having two power modes:
 - A high-power mode (HP) for nominal cases (Run1 and Stop1)
 - A low-power mode (LP) limiting the power capability for LP-Stop1, LP-Stop 2 and LPLV-Stop1, LPLV-Stop2.
- 2. In LP-Stop 2 and LPLV-Stop1, LPLV-Stop2 with low-voltage mode, the peripherals in D2 domain that can wake up from Stop1 and Stop2 (such as TIM, UART, I2C, SPI), must all be disabled. The DDR retention must be enabled by DDRRETEN in PWR_CR11. The D3 domain is supplied from the internal backup regulator (SStop2) to operate even if the D2 domain is in low-voltage mode.
- 3. Only for STM32MP25x and STM32MP23x
- 4. Refer to Section 4: Operating modes.
- 5. When the system enters Standby1 or Standby2, PWR_ON, PWR_CPU_ON and PWR_LP pins are set low. The external voltage regulators that provide V_{DDCORE} and V_{DDCPU}, are disabled. V_{DDCORE} and V_{DDCORE} domains are completely powered off. PLLs, HSI and HSE oscillators are also switched off. SRAM and register contents are lost except for V_{DD}, VSW, backup domain, and retention domain (RTC/TAMP registers, TAMP backup register, LSE, BKPSRAM and RETRAM), and Standby circuitry (D3 domain in Standby1 mode). Refer to Section 4: Operating modes for more information on Standby1 and Standby2.

AN5726 - Rev 2 page 24/50



Note:

To avoid over consumption on V_{DDQ_DDR} , when entering LP-Stop1 and LP-Stop2 or LPLV-Stop1 and LPLV-Stop2 if V_{DDQ_DDR} is not shut down, the DDR memory must be put in self-refresh. Furthermore, DDR PHY must be set in retention mode. This is done by setting the DDR retention-enable bit which is the DDRRETEN bit of the PWR control register 11 (PWR_CR11) register.

4.4.1 VBAT mode

To enter VBAT mode from Standby mode, the V_{DD} and $V_{DDA18AON}$ supplies must be powered down.

The PWR_ON and PWR_CPU_ON signals continue to request for V_{DDCORE} and V_{DDCPU} supplies to be powered off.

The device enters VBAT mode when V_{DD} is powered down. The PWR_ON, PWR_CPU_ON, and PWR_LP signals then become high-impedance (HiZ).




Figure 7. Device VBAT mode power control

MSV67425V1

DT70157V



4.5 Power management under Linux®

Linux power management is done through the software framework shown in the figure below.

Device driver **PSCI library** Gen PD Clock driver Kernel I²C driver **PMIC** SCMI driver Clock driver Secure World PM driver **PSCI library** Secure monitor DDR **HW IPs PWR** RCC Hardware component **PMIC** Software component

Figure 8. Linux power management software framework

The Linux suspend framework is used to enter low power modes. It relies on:

- genPD (generic power-domain) framework which allows the definition of power domains and allow the mapping of IPs on those power domains
- PSCI standard to perform the low-level power management process
- SCMI handles wakeup sources by providing a platform-specific interface for the OS to register, deregister, query and enable/disable wakeup sources. Additional information can be found on the Power overview wiki article available at:

https://wiki.st.com/stm32mpu/wiki/Power overview.

The secure world framework is used to configure the external power-regulator voltages for each power mode. It relies on an ST STPMIC2x (PMIC) driver and an I²C driver.

AN5726 - Rev 2 page 26/50



4.5.1 Linux® power commands mapping to STM32MP2 lines power modes

Note:

For more information on Standby1 and Standby2, refer to Section 4: Operating modes,

When using Linux operating system, power mode commands are predefined and this section explains how they are mapped to the STM32MP2 series hardware low-power modes. It also explains the low-power mode control using the MCU coprocessor.

Under Linux, the user can ask the system to enter into low-power mode with the following direct input command: To enter in Standby2 mode with DDR off:

'shutdown -h 0'

Or to reach any low-power mode among Stop1 variants with DDR in self-refresh:

echo 'freeze' > /sys/power/state

Or to reach any low-power mode among Stop2 variants and Standby1, with DDR in self-refresh:

echo 'mem' > /sys/power/state

The 'disk' and 'standby' commands are not supported on STM32MP2 devices.

The Cortex®-A35 is put in wait for interrupt (WFI) when entering a low-power mode.

However, the system only reaches the targeted low-power mode after the MCU subsystem has been previously configured in the expected low-power mode.

For instance, the Linux mem command puts the system in Standby1 mode only if the MCU has been previously set to CStop mode allowing Standby (for example using HAL PWR EnterStandbyMode() function).

The list of available wakeup sources is not the same for all low-power modes, so a software mechanism is implemented through the genPD framework to ensure that the low-power mode and the activated wakeup source are consistent.

Important:

The strategy is to allow the MPU to enter the deepest low-power mode available according to the currently activated wakeup source(s).

Example 1

The user activates the UART4 as wakeup source. The UART is powered by V_{DDCORE} , so all low-power modes that are modifying V_{DDCORE} are automatically forbidden.

Then, calling: echo mem > /sys/power/state results in the MPU entering CStandby allowing Stop2 or LP-Stop2.

Example 2

The user selects the RTC as wake-up source. The RTC is always powered, whatever the low-power mode status. Then, calling echo mem > /sys/power/state results in the MPU entering CStop allowing Standby1.

This mechanism ensures that a blocking situation such as activating UART4 as wakeup source and requesting SoC Standby1 can never happen.

The system power mode is the result of both MPU and MCU power states.

Table 17 below lists the deepest possible power mode according to wakeup source groups and lists the equivalence between Linux standard low-power modes and STM32MP2 series system low-power modes, including the external (Lp)DDR power state (on, off, self-refresh (SR)) as it is implemented in the STM32MPU OpenSTLinux Distributions BSP provided environment.

Systems using 32-bit DDR4 interface most likely use external resistance termination on address and command signals. Those systems shall be powered by a resistance termination power supply (VTT) that can be a significant contributor to the overall system consumption during low-power modes.

Using STPMIC2x, it is possible to switch off this power supply when PWR_ON signals are pulled down (LP-Stop1, LPLV-Stop1, LPLV-Stop2, LPLV-Stop2 and Standby1).

AN5726 - Rev 2 page 27/50



Table 17. Deepest power mode per wakeup source group and equivalence between Linux and STM32MP2 series

Wakeup source	Linux command	STM32MP2 device system deepest power mode	System DDR	Linux kernel state	Power consuming	Wake- up time	Comment/ Application guideline
Group1: Group2 + HPDMA, HSI, USB, UCPD1, ETH, USART, I2C, I3C, SPI, DTS, LPTIMx + DBG ⁽¹⁾ , MSI ⁽¹⁾ , LPUART1 ⁽¹⁾	"freeze"	Stop1 or LP- Stop1	SR (VTT on/off)*	"Suspend-to- idle "	Medium	Low	LP-Stop1: driving external PWR_LP and PWR_ON permits to design custom strategy for external regulator. Typical application is to switch-off DDR4 termination supply (VTT) in DDR4 32 bit design
Group2 : Group3 + PVD, PVM, GPIOs	"freeze"	LPLV- Stop1 ⁽²⁾	SR (VTT off)	"Suspend-to- idle "	Medium	Medium	LPLV-Stop1: save power thanks to power retention. Can be suitable for applications without aggressive power constraints and tolerant with limitations of wakeup source
Group1: Group2 + HPDMA, HSI, USB, UCPD1, ETH, USART, I2C, I3C, SPI, DTS, LPTIMx + DBG ⁽¹⁾ , MSI ⁽¹⁾ , LPUART1 ⁽¹⁾	"mem"	Stop2 or LP- Stop2	SR (VTT off)	"Suspend-to- ram "	Low	Medium	Stop2 or LP-Stop2: save power thanks to CPU1 power off. Can be suitable for applications with aggressive power constraints and without limitations of wakeup source
Group2 : Group3 + PVD, PVM, GPIOs	"mem"	LPLV-Stop2	SR (VTT off)	"Suspend-to- ram "	Low	Medium	LPLV-Stop2: save power thanks to power retention. Can be suitable for applications with aggressive power constraints and tolerant with limitations of wakeup source
Group3: Group4 + CPU3, DBG, LPDMA, LPUART1(3), I2C8 (3), I3C4(3), SPI8 (3), ADF1 (3), LPTIMy, WWDG2, MBOX2, HSEM, GPIOZ(4) + BOR(1), IWDGx(1), 6 x WKUP pins(1)	"mem"	Standby1 ⁽⁵⁾	SR (VTT off)	"Suspend-to- ram "	Low	High	Standby1 ⁽⁵⁾ saves more power at the expense of wake-up time
Group4 : Group5 + 6 x WKUP pins ⁽⁴⁾	"shutdown"	Standby2 (5)	Off	"Shutdown"	Low	High	Standby2 ⁽⁵⁾ saves more power at the expense of wake-up time and limitations of wakeup source

AN5726 - Rev 2 page 28/50



Wakeup source	Linux command	STM32MP2 device system deepest power mode	System DDR	Linux kernel state	Power consuming	Wake- up time	Comment/ Application guideline
Group5 ⁽⁴⁾ : BOR, VBATH/VBATL, TEMPH/TEMPL, LSE CSS, RTC/auto wake-up, tamper pins, IWDGx Group4 ⁽¹⁾ : Group5 - BOR, IWDGx	"shutdown"	Off/VBAT	Off	"Shutdown"	Very low	Very High	-

- 1. Only for STM32MP21x
- LPLV-Stop1 is not supported in OpenSTLinux for STM32MP21x lines as Linux have no HR timer available in this mode (no LPTIMx wake-up)
- 3. The wake-up associated to autonomous mode is not managed in OpenSTLinux.
- 4. Only for STM32MP25x and STM32MP23x
- 5. Refer to Section 4: Operating modes

Note:

This table assumes that Cortex[®]-M33 is in CStop mode for all expected Stop1, LP-Stop1, LPLV-Stop1, Stop2, LP-Stop2, LPLV-Stop2 system power modes and in CStop with PDDS_D2=1 for Standby1, Standby2 system power mode.

The following figure shows the power state transitions that are available in the system. The same definitions for each wakeup source group used in the table above are considered in this figure.

The wakeup source group with a lower index includes all other groups with an index higher than its own. (refer to Table 6).

If several wakeup sources are activated in different groups, the low-power mode is chosen by respecting the hierarchy stated in the table above.

The choice between Stop1/2 or LP-Stop1/2 is done through settings in the tree of the secure monitor device tree.

AN5726 - Rev 2 page 29/50




Figure 9. Available power state transitions

4.5.2 Controlling MCU power modes under Linux®

Independent clusters

The CPU2 may manage its low-power mode states in its software code.

4.6 Low-power mode exit sequence

For details on how to exit from low-power modes, refer to the corresponding product reference manual sections: PWR exiting from low-power modes.

When the STM32MP2 device exits from any low-power mode, all the output voltages of the STPMIC2x must be set up to the appropriate level. Moreover, all the output voltages of the STPMIC2x must be stable before the Run mode is applied.

4.6.1 Exit from system power-reset

The external flash memory power supply must be ready and stable before the STM32MP2 device enters the Run mode and reads data from the flash memory to boot.

Note: This condition is automatically handled by the STPMIC2x. By definition, the STPMIC2x does not release the STM32MP2 device NRST pin until all supplies have reached their expected value.

AN5726 - Rev 2 page 30/50



4.6.2 Exit from Run2 mode

When in Run2 mode, V_{DDCORE} is not changed. However, V_{DDCPU} is switched off and needs to be set back to the Run1 mode value.

- The PWR_CPU_ON signal request the V_{DDCPU} supply to be powered off. If needed, a guaranteed minimum PWR CPU ON pulse low time can be defined by POPL D1 bit of the PWR D1CR register.
- The PWR_ON and PWR_LP are kept high. The STPMIC2x supplying the V_{DDCORE} remains in Main mode.
- As long as V_{DDCPU} is below the vddcpu_ok threshold, the system is kept in Run2 mode. When a wake-up
 event occurs before the guaranteed minimum PWR_CPU_ON pulse low time, the STPMIC2x instructs the
 activation of the the V_{DDCPU} supply only after the minimum PWR_CPU_ON pulse low time has elapsed.
- Once V_{DDCPU} supply is above the vddcpu_ok threshold level, the CPU1 clocks are enabled, and the system enters Run1 mode.

The following figure illustrates the wake-up sequence




Figure 10. Wake-up sequence from Run2

Sv67419V3



4.6.3 Exit from Stop1 mode

When exiting from Stop1 mode, the voltages are not changed. The RCC re-enables the necessary oscillators and PLLs to reestablish the subsystem clocks by employing the clock restore sequence in the RCC.

This also applies to all other Stop modes: Stop2, LP-Stop1, LP-Stop2, LPLV-Stop1, and LPLV-Stop2.

- In Stop1 mode, the PWR_ON, PWR_CPU_ON, and PWR_LP are kept high. The STPMIC2x supplying the V_{DDCORE} and V_{DDCPU} remain in Main mode.
- On a wake-up event, the selected oscillators are enabled. Once the oscillator is stable, the system enters Run1 mode.

The following figure illustrates the wake-up sequence

ck_sys

PWR_CPU_ON

V_DDCPU (vddcpu)

vddcpu_ok

PWR_ON

PWR_LP

V_DDCORE (vddcore)

vddcore_ok

Operating mode

Run1 Stop1 Wait oscillator Run1

(3)

Figure 11. Wake-up sequence from Stop1

1Sv67423V2



4.6.4 Exit from Stop2 mode

When the STM32MP2 device is in Stop2 mode:

V_{DDCORE} is not changed

V_{DDCPU} is switched off.

To exit Stop2 mode, V_{DDCPU} is switched off, and must be set back to the Run1 mode value.

- In Stop2 mode the PWR_CPU_ON signal requests the V_{DDCPU} supply to be powered off. If needed, a
 guaranteed minimum PWR_CPU_ON pulse low time can be defined by POPL_D1 bit of the PWR_D1CR
 register.
- On a CPU1 wake-up event, the external STPMIC2x, providing the V_{DDCPU} supply, is enabled via the PWR_CPU_ON signal, and the selected oscillators are enabled.
- Once the oscillator is stable, and as long as the V_{DDCPU} is below the vddcpu_ok threshold, the CORE
 domain is kept under system reset.
- Once the V_{DDCPU} is above the vddcpu_ok threshold level, the system enters Run1 mode.

The following figure illustrates the wake-up sequence




Figure 12. Wake-up sequence from Stop2

MSv67424V2



4.6.5 Exit from LP-Stop1/LPLV-Stop1 mode

To exit from LP-Stop1, and LPLV-Stop1 mode, V_{DDCORE}, and other voltages at system level must be set back to their Run1 mode value. These voltages may be switched off or reduced.

For example, the DDR4/DDR4L (x32-bit bus width) termination-resistance power supply VTT can be switched off during LP-Stop1, and LPLV-Stop1.

- In LP-Stop1 mode, PWR_CPU_ON and PWR_ON are either kept high or follow the PWR_LP as selected
 by the LPCFG_D1 bit of the PWR_CPU1CR register and the LPCFG_D2 bit of the in PWR_CPU2CR
 register. The PWR_LP is de-asserted, signaling LP-Stop1.
 In LPLV-Stop1 where the LVDS bits are set, V_{DDCORE} supply can be lowered.
- On a wake-up event, the STPMIC2x is taken out of low-power mode using PWR_LP pin, and the selected
 oscillators are enabled. In LPLV-Stop1 mode, a t_LPLVDLY, delay as defined by LPLVDLY_D2 bit field of the
 PWR_D2CR, is started to allow VDDCORE to reach the Run1 mode operating supply level. After this delay,
 the oscillators are enabled.
- Once the oscillator is stable, a PWRLP_TEMPO delay to allow the external STPMIC2x to switch from low-power (LP) to high-power (HP) mode, before enabling power-consuming parts. The application controls the delay value via RCC PWRLPDLYCR register. After the delay timeout, the system enters Run1 mode.

The following figure illustrates the wake-up sequence

PWR CPU ON VDDCPU vddcpu ok PWR_ON PWR LP Low voltage VDDCORE vddcore_ok Wait Operating mode Run1 LP-Stop1/LPLV-Stop1 Wait both REGs Run1 oscillator ck_sys

Figure 13. Wake-up sequence from LP-Stop1/LPLV-Stop1

Note: In LPLV-Stop1 (green dashed lines) mode, to be able to lower VDDCORE supply, the LVDS bits must be set.

MSv67417V3



4.6.6 Exit from LP-Stop2 and LPLV-Stop2 mode

The same conditions for the exit from LP-Stop1 and LPLV-Stop1 apply to exit from LP-Stop2 and LPLV-Stop2 mode. Additionally, V_{DDCPU} must be set back to the Run1 mode level.

- The PWR_CPU_ON signal requests the V_{DDCPU} supply to be powered off. The PWR_ON is either kept
 high or follows the PWR_LP as selected using the LPCFG_D2 bit of the PWR_CPU2CR register. The
 PWR_LP is asserted, signaling an LP-Stop2. In LPLV-Stop2 (LVDS bits are set), V_{DDCORE} supply can now
 be lowered.
- On a CPU1 wake-up event, the STPMIC2x providing the V_{DDCPU} supply is enabled via the PWR_CPU_ON signal. The STPMIC2x supplying V_{DDCORE} is taken out of low-power mode via PWR_LP signal. The selected oscillators are enabled. In LPLV-Stop2 mode, a t_{LPLVDLY} delay is started to allow V_{DDCPU} to reach the Run mode operating supply level. This is triggered by setting the LPLVDLY_D2 bit of the PWR_D2CR register. After this delay, the oscillators are enabled.
- Once the oscillator is stable, PWRLP_TEMPO is used to allow the external STPMIC2x to switch from low-power (LP) to high-power (HP) mode, before enabling power-consuming parts. The application can control the delay value via RCC_PWRLPDLYCR register.
 - After the delay timeout, and once V_{DDCPU} is above the vddcpu_ok threshold, the system enters Run1 mode.
 - After the delay timeout, and once V_{DDCPU} is above the vddcpu_ok threshold, the system enters Run1 mode.

The following figure illustrates the wake-up sequence




Figure 14. Wake-up sequence from LP-Stop2/LPLV-Stop2

Note: In LPLV-Stop2 (green dashed lines) mode, to be able to lower VDDCORE and VDDCPU supplies, the LVDS bits must be set.

0/1418//2

AN5726 - Rev 2 page 35/50

ASv67420V2



4.6.7 Exit from Standby1 and Standby2 mode

Note: For references to the Standby modes, refer to Section 4: Operating modes

On exit from Standby mode, V_{DDCORE} , and V_{DDCPU} voltages must be switched on and set to their Run mode values. These were turned off in Standby.

- When entering Standby mode, the PWR_CPU_ON signal requests the V_{DDCPU} supply to be powered off, after a delay defined by PODH_D2 in PWR_D2CR. If needed, a guaranteed minimum PWR_ON/ PWR_CPU_ON pulse low time can be defined by POPL_D1/2 in PWR_D1CR/PWR_D2CR.
- On a wake-up event, a request is sent to the STPMIC2x through the PWR_ON signals to supply the V_{DDCORE}. As long as V_{DDCORE} is below the vddcore_ok threshold, the system is kept in Standby mode, and V_{DDCPU} is not requested. When a wake-up event occurs before the guaranteed minimum PWR_ON pulse low time, the STPMIC2x only requested to switch on the V_{DDCORE} supply for the duration of PWR_ON pulse low time.
- Once V_{DDCORE} is above the vddcore_ok threshold level, the HSI oscillator is enabled. The PWR_CPU_ON signal requests the V_{DDCPU} supply to be powered on.

The system does not enter Run1 mode, as long as the V_{DDCPU} is below the vddcpu_ok threshold. This is the case, even when the oscillator is stable.

The following figure illustrates the wake-up sequence from Standby1 and Standby2.




Figure 15. Wake-up sequence from Standby1 and Standby2

The system exits Standby1 and Standby2 when at least one of the following events is detected:

- an application reset (such as NRST, IWDG)
- a WKUP pin event
- an EXTI2 wake-up event

The PWR registers are reset after wake-up from Standby1 or Standby2, except for power control and status registers. The reset condition is defined for each PWR register.

A wake-up event source such as an EXTI2 wake-up event on the WKUP pins can be assigned to CPU1 and CPU2 independently. The external regulators that provide V_{DDCPU} and V_{DDCORE} are enabled according to the CPU to wake up but also according to the first CPU which is allowed to boot. Refer to RCC processor state after Standby exit for more details about which CPU is allowed to boot first.

The selection of the CPU to wake-up is notified to the RCC through PWR CPU1_HW_BEN and CPU2_HW_BEN signals. Once the wake-up source is cleared, CPU1_HW_BEN and CPU2_HW_BEN are cleared to 0.

AN5726 - Rev 2 page 36/50



Table 18.	CPU1	HW	BEN ar	d CPU2	HW	BEN	management

Standby exit event	First CPU allowed to boot	CPU1_HW_BEN	CPU2_HW_BEN	PWR_CPU_ON	PWR_ON
CPU1 wake-up event	CPU1	1	0	1	1
CFOT wake-up event	CPU2	1	0	1	1
CPU2 wake-up event	CPU1	0	1	1	1
OF 02 wake-up event	CPU2	0	1	0	1
CPU1 and CPU2 wake-up event	CPU1	1	1	1	1
GFOT and GFO2 wake-up event	CPU2	1	1	1	1

4.6.8 Exit from VBAT1/2 mode

Note: For references to the Standby modes, refer to Section 4: Operating modes

When in Standby1 or Standby2 mode, the device can be set in VBAT1 or VBAT2 mode by powering down V_{DD} and $V_{DDA18AON}$ supplies.

The PWR_ON and PWR_CPU_ON signals maintain V_{DDCORE} and V_{DDCPU} supplies powered off.

When powering down V_{DD} , the device enters VBAT mode. PWR_ON, PWR_CPU_ON, and PWR_LP signals become HiZ.

The system exits from VBAT1 and VBAT2 when V_{DD} is powered on.

- VBF is set in PWR_CPU1CR, PWR_CPU2CR, and PWR_CPU3CR⁽¹⁾ when the device wakes up from VBAT1.
- VBF and SBF_D3 are set in PWR_CPU1CR, PWR_CPU2CR, and PWR_CPU3CR⁽¹⁾ when the device wakes up from VBAT2.
- 1. Only for STM32MP23x and STM32MP25x

4.6.9 Exit from D1 DStop1 and DStandby

Note: For references to the Standby modes, refer to Section 4: Operating modes

The D1 DStop1 and DStandby have different exit modes.

- When exiting from D1 DStandby with the system in Stop2, LP-Stop2, LPLV-Stop2, program execution restarts with a local CPU1 reset. The boot ROM does not load anything; it calls back an address stored in a backup register (TAMP_BKP11R).
- When exiting from D1 DStandby with the system in Standby1 or Standby2, the program execution restarts similarly to a power-on reset: option bytes loading, reset vector fetched and so on.
- When exiting from D1 DStop1 with the system in Stop1, LP-Stop1, or LPLV-Stop1 mode, the program
 execution restarts through the interrupt handler. This occurs if the WFI instruction or return from ISR was
 used to enter into low-power mode.

AN5726 - Rev 2 page 37/50



5 STM32MP2 device peripherals configuration for low-power modes

STM32MP2 devices implement many peripherals. Their configuration plays an important role in power consumption. This section describes how to configure the relevant peripherals for efficient power consumption.

5.1 Peripheral assignment and allocation

Note: For references to the Standby modes, refer to Section 4: Operating modes

There are four available contexts during runtime:

- Cortex[®]-A35 secure
- Cortex[®]-A35 non-secure
- Cortex[®]-M33 secure
- Cortex[®]-M33 non-secure

Each peripheral can be "assigned" to one or several (shared) of those contexts. This is done by the Extended TrustZone protection controller (RIF).

Each peripheral is assigned at reset time (Cortex®-A35 secure, Cortex®-A35 non-secure, Cortex®-M33 secure, Cortex®-M33 non-secure or shared) according to the Reference manual register content, or during boot time when using STM32MPU OpenSTLinux Distributions illustrated in Figure 17. STM32MP2 lines peripheral assignment using OpentSTLinux distribution. The software can later update this default configuration during runtime.

When one of the contexts wants to use a peripheral assigned to it, it must ensure the peripheral is clocked. So, before using a peripheral, the MPU or MCU must enable it, also it can define if this peripheral remains active in CSleep mode. This clock enabling is done by the RCC and is called "allocation" of peripheral to a processor. The list below defines how to allocate and release a peripheral:

- A peripheral is allocated when dedicated PERxEN is set in RCC PERxCFGR (PERx is the peripheral x).
- A peripheral is deallocated when dedicated PERxEN is reset in RCC PERxCFGR register.
- Activating a peripheral during CSleep is done by setting the dedicated PERxLPEN bit on the RCC PERxCFGR register.
- Disabling a peripheral during CSleep is done by resetting the dedicated PERxLPEN bit on the RCC_PERxCFGR register.

Refer to the Peripheral allocation inside RCC and General clock concept overview sections of the corresponding reference manual for more details.

When using STM32Cube_FW_MP2, the user can allocate the peripheral and control the peripheral clocks in CSleep mode through the dedicated function defined in STM32MP2xx_hal_rcc.h:

```
HAL_RCC_xxxx_CLK_ENABLE();HAL_RCC_xxxx_CLK_SLEEP_ENABLE();
```

The peripheral allocation is used by the RCC to automatically control the clock gating according to the processor modes.

Depending on the operating power-supply range, some peripherals may be used with limited functionality and performance. For more details, refer to the section "General operating conditions" in the corresponding device datasheet.

According to the product RIF policy, each CPU peripheral domain is created based on the following criteria:

- RIF peripheral configuration
- Filters which CPU is allowed to allocate or release a peripheral.
- RCC RIF resource configuration

This concerns peripherals that can be used simultaneously by both CPUs and are mainly the RIF-aware peripherals and the internal memories (see Table 19. Shareable peripherals list).

The RCC RIF resource configuration must be set in "Shared between different masters with semaphore protection" to allow these peripherals to be shared by both CPUs.

Nevertheless, any peripheral listed in the table below can be allocated by one CPU when the related RCC RIF resource configuration is set in "single-access" mode. The application must program the RIF peripheral configuration accordingly.

AN5726 - Rev 2 page 38/50



Note:

Any peripheral configured in single-access mode must be released to be available for any other CPU. If not, any RIF configuration change does not work for any new allocation.

Example: If the application wants HPDMA1 to be used only by CPU1, the following steps are needed:

- 1. Set HPDMA1 RIF configuration in CPU1 single-access mode.
- 2. Set RCC HPDMA1 RIF configuration in CPU1 single-access mode as per the following example using RCC_R83CIDCFGR:
 - CFEN = 1
 - SEM_EN = 0
 - SCID = CPU1 ID.

Table 19. Shareable peripherals list

Category	List
Peripherals	 BSEC DDR⁽¹⁾ ETR EXTI1, EXTI2 FMC GPIOA, GPIOB, GPIOC, GPIOD, GPIOE, GPIOF, GPIOG, GPIOH, GPIOI, GPIOJ, GPIOK, GPIOZ HPDMA1, HPDMA2, HPDMA3 HSEM IPCC1, IPCC2 LPDMA1 PWR⁽²⁾ RCC SYSCFG
Memories	 SYSRAMOCTOSPI1 OCTOSPI2 VDERAM SRAM1, SRAM2 LPSRAM1, LPSRAM3 RETRAM BKPSRAM

- 1. DDR can be set shareable according to DDRSHR in RCC_DDRITFCFGR.
- 2. D2 domain (D3 domain instance is not shareable).

Figure 16 gives an example of peripheral allocation with the following considerations:

- CPU1 enabled ETH1, SDMMC3, RETRAM, and LPSRAM1. The group is composed of the CPU1, bus
 matrix 1, bus matrix 2, and peripherals allocated via RCC_PERxCFGR form the CPU1 peripheral domain
 (CPU1_DOM).
- CPU2 enabled SYSRAM, OSPI1, SRAM1, LPSRAM2 and USART1. The group composed of CPU2, bus matrix 1, bus matrix 2, and peripherals allocated via RCC_PERxCFGR form the CPU2 peripheral domain (CPU2_DOM).

Note: IWDG1 and IWDG2 are only available to CPU1. IWDG3 and IWDG4 are only available to CPU2. PWR and RCC are common resources and allocated to both CPU1 and CPU2. Memories are allocated to both CPUs.

AN5726 - Rev 2 page 39/50




Figure 16. Peripheral allocation example

Note:

CPU1_DOM and CPU2_DOM can be spread over the two domains.

For D3 peripherals allocated to CPU1_DOM or CPU2_DOM, the CPU can put these peripherals in autonomous mode by setting PERxAMEN in RCC_PERxCFGR. This mode is used for peripherals that must be kept clocked when the system goes in LPLV-Stop1, LPLV-Stop2, or Standby1 mode.

If using ST Linux distribution, Figure 17 shows the list of peripherals and their possible assignment to Cortex®-A35 secure, Cortex®-A35 non-secure, Cortex®-M33 secure, Cortex®-M33 non-secure, Cortex®-M0+ non-secure or Shared context.

MSv66571V1


AN5726 - Rev 2 page 40/50



Figure 17. STM32MP2 lines peripheral assignment using OpenSTLinux distribution



Peripherals sharing



*: only Linux kernel driver available

5.2 Peripheral clock distribution

Note: For references to the Standby modes, refer to Section 4: Operating modes

The peripheral clocks are the clocks provided by the RCC to the peripherals. Two kinds of clocks are available:

- · Bus interface clocks.
- Kernel clocks.

Bus interface and kernel clocks can both be gated according to several conditions detailed hereafter.

As shown in the Figure 18, the enabling of the kernel and bus interface clocks of each peripheral depends on several input signals:

- PERxEN, PERxLPEN, PERxAMEN bits of the RCC_PERxCFGR register
 - PERxEN represents the peripheral enable (allocation) bit for the CPU.
 - PERxLPEN represents the peripheral low-power enable bit.
 - PERxAMEN represents the peripheral autonomous enable bit.
- cpu1_mode, cpu2_mode, cpu3_mode
 - CPU1 state (cpu1_mode) is a logic combination of CPUx states (WFI or WFE) and STPREQ_P[1:0] bits.
 - CPU2 and CPU3 (cpu2_mode, cpu3_mode), their state depends on the low-power core setting.
- sys_mode
 - System mode (sys_mode) is used to filter the clock request of autonomous peripherals.
- Kernel clock request (req_ck_ker_perx) of the peripheral itself (when feature available)
- Bus clock request (req_ck_bus_perx) of the peripheral itself (when feature available) (autonomous peripherals)
- flexclkgen cross bar channel selection (XBARxSEL in RCC_XBARxCFGR)

AN5726 - Rev 2 page 41/50






Figure 18. Peripheral clock enable logic details

A kernel clock allows the peripheral to use a different clock frequency for the peripheral function as compared to the peripheral bus clock.

The Linux clock driver framework offers a 'clk_set_parent' service able to select the kernel clock.

For more details about kernel clock distribution and peripheral clock gating, refer to the section "Peripheral clock gating control" of the reference manual.

The bus interface clock is provided to the peripherals in the following conditions:

- When the CPU to which the peripheral is allocated is in CRun
- When the CPU is in CSleep, with PERxLPEN = 1
- When the CPU is in CStop, system in Run, Stop1, Stop2, LP-Stop1 or, LP-Stop2 mode, with PERxLPEN =
 1, and the peripheral generates a bus clock request
- When the CPU is in CStop, system in LPLV-Stop1, LPLV-Stop2 or Standby1 mode, with PERxLPEN = PERxAMEN = 1, and the peripheral generates a bus clock request

The kernel clock is provided to the peripherals in the following conditions:

- When the CPU to which the peripheral is allocated is in CRun
- When the CPU is in CSleep, with PERxLPEN = 1
- When the CPU is in CStop, with PERxLPEN = 1, the peripheral generates a kernel clock request, and the selected clock is hsi_ker_ck or msi_ker_ck or hse_ker_ck
- When the CPU is in CStop, with PERxLPEN = 1, and the kernel source clock of the peripheral is lse_ck or lsi_ck
- When the CPU is in CStop, with PERxLPEN = PERxAMEN = 1, the peripheral generates a kernel clock request, and the selected clock is lsi ck, lse ck or msi ker ck

Note: Only some peripherals can request the kernel clock: I2C, I3C, SPI, U(S)ART, UCPD.

This feature enables the peripheral to wait for an event with optimal power consumption.

AN5726 - Rev 2 page 42/50



Note:

6 Debug tips

This section describes how to use the debug features in low-power modes.

6.1 Enabling debugging in low-power mode: low-power mode emulation

The device includes power saving features which allow the various domain clocks and even the core power to be switched off when not required. If the core power is switched off (Standby mode), or the system debug domain is not clocked (Stop mode), none of the debug components are accessible to the debugger. To avoid this, power saving mode emulation is implemented. If emulation is enabled, the device still enters the programmed low-power mode, but its clock and power are maintained. In other words, the domain behaves as if it is in low-power mode, but the debugger does not lose the connection.

The Emulation mode is programmed in the MCU debug (DBGMCU) unit.

When entering a low-power mode, the clock to the processor, the system clock, or the core power supply (only in Standby), can be switched off. This prevents any debug accesses to the unclocked domains.

To simplify debugging of applications which use these power saving features, the clock and power can be maintained or not according to the setting of DBG_STANDBY, DBG_STOP, and DBG_SLEEP in DBGMCU_CR.

Note: The naming DBGMCU is kept for consistency with legacy STM32 MCU products.

Comprehensive information can be found in the following parts of the corresponding STM32MP2 device reference manual:

- Low-power emulation mode in the RCC chapter
- Microcontroller debug unit (DBGMCU) in Debug support chapter

Using low-power emulation modes has a significant impact on power savings where various clocks and power supplies are kept on. Such modes should only be used for debugging purposes. Power consumption measurements are not relevant while using low-power mode emulation.

6.2 Using HDP for debugging the low-power modes

The hardware debug port (HDP) allows the observation of internal signals used to debug the entry in and the exit from low-power modes. These signals can be routed to the pins of the STM32MP2 device and they can be easily monitored using an oscilloscope or a logic analyzer. See the hardware debug port section in the corresponding STM32MP2 series reference manual for the comprehensive list of signals and their mixing configuration.

HDP and associated GPIOs must be disabled in the final application to reach a lower power consumption. The most important signals for power-mode debugging are described in the tables below.

Table 20. Monitoring the CSleep modes

Signal	Description
CPU1 STANDBYWFI0 (HDP7, HDP_MUX=0) CPU1 STANDBYWFE0 (HDP7, HDP_MUX=1)	The CPU1 STANDBYWFI0 in case of CPU1 core 0 WFI, or CPU1 STANDBYWFE0 in the case of CPU1 core 0 WFE signals are used to monitor the CPU1 core 0 CSleep mode. These signals indicate whether a core is in WFI or WFE state.

Table 21. Monitoring the entry in CStop and Stop mode

Signal	Description		
RCC pwrds_cpu1 (HDP2, HDP_MUX=6)	The RCC pwrds_cpu1 signal can be used to monitor the CPU1 CStop mode.		
RCC pwrds_cpu2 (HDP1, HDP_MUX=6)	The RCC pwrds_cpu2 signal can be used to monitor the CPU2 CStop mode.		
RCC pwrds_sys (HDP0, HDP_MUX=6)	The RCC pwrds_sys signal can be used to monitor the STM32MP2Xx device s in one of the Stop modes, and no longer clocked.		

AN5726 - Rev 2 page 43/50



Table 22. Monitoring the exit from the Stop mode

Signal	Description
PWR pwrwake_sys (HDP0, HDP_MUX=0)	The PWR pwrwake_sys signal can be used to monitor that the EXTI has received a wake-up interruption from a peripheral.
PWR pwrwake_cpu1 (HDP2, HDP_MUX=0)	The PWR pwrwake_mpu signal can be used to monitor that the CPU1 subsystem is requested to return to CRun mode.
PWR pwrwake_cpu2 (HDP1_HDP_MUX=0)	The PWR pwrwake_mpu signal can be used to monitor that the CPU2 subsystem is requested to return to CRun mode.

Refer to https://wiki.st.com/stm32mpu/wiki/HDP_Linux_driver for an example of HDP usage.

6.3 Linux debug hints

Checking clock summary using: cat $/sys/kernel/debug/clk/clk_summary$ displays the clock tree in a hierarchical way with frequency and state.

If the system does not wake up, check that at least one wakeup source is enabled, that wakeup peripherals are clocked from either the HSI or the HSE clock and that wakeup pin polarity and pull up/pull down resistors have been set correctly.

If the system does not enter low-power:

- Check that a wakeup event is not already pending when calling the mode.
- cat /proc/interrupts can give an indication of such events.
- Check EXTI setup.

If overall power consumption is too high, check that clocks are released when a peripheral is not used. This can be checked using the clk summary command.

AN5726 - Rev 2 page 44/50



Revision history

Table 23. Document revision history

Date	Version	Changes
06-Jun-2024	1	Initial release.
21-Oct-2025	2	Added: Figure 3. STM32MP21x power supply scheme Updated: Document title Section 1: General information Section 1. Glossary Section 1.2: Reference documents Section 2: Overview Added: Table 3. STM32MP23x device configuration Table 4. STM32MP21x device configuration Table 4. STM32MP21x device configuration Section 3.1: STM32MP2 device system architecture Section 3.2: System supplies (V _{DD} , V _{DDCPU} , and V _{DDCORE}) Section 4. Operating modes Table 6. Low-power mode wake-up capabilities of the system on STM32MP23x and STM32MP25x lines Table 6. Low-power modes control register bits Table 9. System low-power modes summary Table 11. PWR_LP, PWR_ON, PWR_CPU_ON levels according to power modes, LPDS, LVDS, and LPCFG bits Table 11. PWR_LP, PWR_ON, PWR_CPU_ON levels according to power modes, LPDS, LVDS, and LPCFG bits Table 12. STM32MP2 / STPMIC2x connections Table 12. STM32MP2 / STPMIC2x connections Section 4.3: 2: STPMIC2X supplies example 3.3 V I/Os with DDR4 Added Figure 6. STPMIC2LAPOR example 3.3 V I/Os with DDR4 Updated: Table 13. STPMIC2LAPOR example 3.3 V I/Os with DDR4 Updated: Table 13. STPMIC2LAPOR example 3.3 V I/Os with DDR4 Updated: Table 13. STPMIC2LAPOR example 3.3 V I/Os with DDR4 Updated: Table 13. STPMIC2LAPOR example 3.3 V I/Os with DDR4 Updated: Table 13. STPMIC2LAPOR example 3.3 V I/Os with DDR4 Section 4.6.1: Exit from Stop mode Section 4.6.1: Exit from Stop mode Section 4.6.2: Exit from Run2 mode Section 4.6.3: Exit from Stop mode Section 4.6.3: Exit from Stop mode Section 4.6.5: Exit from Stop mode Section 4.6.5: Exit from Stop mode Section 4.6.6: Exit from Stop mode Section 4.6.7: Exit from Stop mode Section 4.6.8: Exit from VBAT1/2 mode Section 4.6.9: Exit from Stop mode Section 5.9: Peripheral assignment and allocation Section 5.9: Peripheral assignment and allocation Figure 5. STM32MP2 product lines high-level system arc

AN5726 - Rev 2 page 45/50



Contents

1	Gen	eral inf	ormation	2				
	1.1	Glossa	ary	2				
	1.2	Refere	ence documents	3				
2	Ove	rview		4				
3	Pow	er man	agement concept	6				
	3.1		2MP2 device system architecture					
	3.2		m supplies (V _{DD} , V _{DDCPU} , and V _{DDCORE})					
	3.3		management description					
4	Ope		nodes					
	4.1	•	ting modes description					
	4.2		perating modes description					
	71.22	4.2.1	Low-power mode control registers					
	4.3		nal control signals PWR_ON, PWR_CPU_ON, PWR_LP pins					
		4.3.1	Using the STPMIC2x power regulator					
		4.3.2	STPMIC2x supplies example 3.3 V I/Os with DDR4					
	4.4	Low-p	ower mode entry sequence					
		4.4.1	VBAT mode	25				
	4.5	Power	management under Linux [®]	26				
		4.5.1	Linux® power commands mapping to STM32MP2 lines power modes	27				
		4.5.2	Controlling MCU power modes under Linux®					
	4.6	Low-p	ower mode exit sequence					
		4.6.1	Exit from system power-reset					
		4.6.2	Exit from Run2 mode	31				
		4.6.3	Exit from Stop1 mode	32				
		4.6.4	Exit from Stop2 mode	33				
		4.6.5	Exit from LP-Stop1/LPLV-Stop1 mode	34				
		4.6.6	Exit from LP-Stop2 and LPLV-Stop2 mode	35				
		4.6.7	Exit from Standby1 and Standby2 mode	36				
		4.6.8	Exit from VBAT1/2 mode					
		4.6.9	Exit from D1 DStop1 and DStandby					
5	STM		device peripherals configuration for low-power modes					
	5.1		neral assignment and allocation					
	5.2	Periph	neral clock distribution	41				
6	Deb	ug tips.		43				



Revis	sion h	iistory	.45
6	6.3	Linux debug hints	. 44
6	6.2	Using HDP for debugging the low-power modes	. 43
6	6.1	Enabling debugging in low-power mode: low-power mode emulation	. 43
	2 4	Enabling debugging in low power mode; low power mode emulation	

AN5726 - Rev 2 page 47/50



List of figures

Figure 1.	STM32MP2 device high-level system architecture	. 6
Figure 2.	STM32MP23x/STM32MP25x power supply scheme	. 8
Figure 3.	STM32MP21x power supply scheme	. 9
Figure 4.	Power states and external regulator control	16
Figure 5.	STPMIC25APQR example 3.3 V I/Os with DDR4	19
Figure 6.	STPMIC2LAPQR example 3.3 V I/Os with DDR4	20
Figure 7.	Device VBAT mode power control	25
Figure 8.	Linux power management software framework	26
Figure 9.	Available power state transitions	30
Figure 10.	Wake-up sequence from Run2	31
Figure 11.	Wake-up sequence from Stop1	32
Figure 12.	Wake-up sequence from Stop2	33
Figure 13.	Wake-up sequence from LP-Stop1/LPLV-Stop1	34
Figure 14.	Wake-up sequence from LP-Stop2/LPLV-Stop2	35
Figure 15.	Wake-up sequence from Standby1 and Standby2	36
Figure 16.	Peripheral allocation example	40
Figure 17.	STM32MP2 lines peripheral assignment using OpenSTLinux distribution	41
Figure 18.	Peripheral clock enable logic details	42



List of tables

Table 1.	Glossary	2
Table 2.	STM32MP25x device configuration	4
Table 3.	STM32MP23x device configuration	4
Table 4.	STM32MP21x device configuration	4
Table 5.	Operating modes	. 10
Table 6.	Low-power mode wake-up capabilities of the system on STM32MP23x and STM32MP25x lines	. 12
Table 7.	Low-power mode wake-up capabilities of the system on STM32MP21x lines	. 12
Table 8.	Low-power modes control register bits	. 13
Table 9.	System low-power modes summary	. 14
Table 10.	Register bit settings	. 15
Table 11.	PWR_LP, PWR_ON, PWR_CPU_ON levels according to power modes, LPDS, LVDS, and LPCFG bits	. 16
Table 12.	STM32MP2 / STPMIC2x connections	
Table 13.	STPMIC25 and STPMIC2L configuration depending on operating modes	. 21
Table 14.	Subsystem low-power mode entry sequence definition	. 22
Table 15.	Low-power modes functions used on CPU within STM32CubeMP2 package	. 23
Table 16.	System low-power mode entry sequence	. 23
Table 17.	Deepest power mode per wakeup source group and equivalence between Linux and STM32MP2 series	. 28
Table 18.	CPU1_HW_BEN and CPU2_HW_BEN management	. 37
Table 19.	Shareable peripherals list	. 39
Table 20.	Monitoring the CSleep modes	. 43
Table 21.	Monitoring the entry in CStop and Stop mode	. 43
Table 22.	Monitoring the exit from the Stop mode	. 44
Table 23.	Document revision history	. 45

AN5726 - Rev 2 page 49/50



IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice.

In the event of any conflict between the provisions of this document and the provisions of any contractual arrangement in force between the purchasers and ST, the provisions of such contractual arrangement shall prevail.

The purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

The purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of the purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

If the purchasers identify an ST product that meets their functional and performance requirements but that is not designated for the purchasers' market segment, the purchasers shall contact ST for more information.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2025 STMicroelectronics – All rights reserved

AN5726 - Rev 2 page 50/50