



# L9678 Cut-off Battery and Pyro Fuse

### Introduction

This document explains the features and benefits of the L9678 device in order to be used in the Pyro Fuse application: the device activates the Pyro Fuse that disconnects a battery from an electrical system, so that the battery will not become a source of ignition.

The main features are the flexible configuration, availability of different voltage regulators, two PSI-5 sensor interfaces, four DC sensors interfaces, two GPOs, high or low level diagnostic test, arming procedure following both internal or external safing engine, deployment profile selectable, 32 bits SPI communication.

Note:

The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.



# 1 Description

The L9678 IC is a system chip solution targeted for emerging market applications.

#### 1.1 Main features

The main features are:

- Energy reserve voltage power supply
  - High frequency boost regulator, 1.875 MHz
  - Output voltage user selectable, 23 V or 33 V ± 5%
- User configurable linear power supplies
  - 5.0 V and 7.2 V ± 4% output voltages
  - External pass transistor
- Fully integrated 3.3 V ± 4% linear regulator
- Battery voltage monitor and shutdown control with wake-up control
- System voltage diagnostics with integrated ADC
- Crossover switch
  - Crossover performance, max 3 Ω, 250 mA max.
- Squib deployment drivers
  - 4 channel HSD/LSD
  - 25 V maximum deployment voltage
  - 1.2 A @ 2 ms and 1.75 A @ 0.5/0.7 ms deployment profiles
  - Integrated safing FET linear regulator, 20 V nominal
  - Current monitoring
  - Resistance measure, STB, STG and leakage diagnostics
  - High and Low Side driver FET tests
  - Safing FET test
- User customizable safing logic
- Two-channel PSI-5 remote sensor interface with SPI selectable switched/regulated output voltage (asynchronous mode)
- Four-channel hall-effect, resistive or switch sensor interface
- ISO9141 transceiver
- Dual channel configurable High-Side/Low-Side LED driver
- Watchdog timer
- Two integrated oscillators: 7.5/16 MHz
- COVRACT function to connect externally of IC VIN to reserve capacitor
- Temperature sensor
- 32 bits SPI communications
- Minimum operating voltage = 6 V
- Operating temperature, -40 °C to 95 °C
- Packaging: 64 pin

AN5739 - Rev 5 page 2/79



# 1.2 Application overview

The device has been designed for Airbag Application, but if correctly configured it can be used also for Pyro Fuse Application, i.e. to cut-off the battery from an electrical system.

In fact, in case of a crash, a short circuit on the battery due to damaged cables can lead to sparks and dangerous ignition or heat and moldering fires. Thus it is important to disconnect the electrical system from the battery using pyrotechnical safety battery terminals.

These special Pyro Fuses have electrical characteristics like those of Airbag detonators. Some Pyro Fuses can require a bigger current to be triggered. In this case some deployment channels can be shorted and connected to the same load in order to obtain a total current higher than 2 A.




Figure 1. Pyro Fuse application circuit

AN5739 - Rev 5 page 3/79



# 2 Device configuration

The user shall configure the device following the Application Note AN4437, in particular about:

- Voltage Regulators
- Safing Logic
- Deployment
- Remote Sensor Interface (L9678-S only)
- DC Sensor Interface
- GPO Drivers

Furthermore, the user could use the same document to know about:

- ISO9141 Transceiver
- System Voltage Diagnostic
- Temperature Sensor

In the following section a deployment example will be shown.

### 2.1 Unused functions

In case some functions are not used, the correspondent pins have to be managed as in the Table 1.

Table 1. Unused functions management

Pin	Action				
RSU0, RSU1	Open (by default they are off)				
DCS0, DCS1, DCS2, DSCS3	Open (weak pull-down integrated)				
GPOD0, GPOS0, GPOD1, GPOS1	Open (by default they are off)				
ISOTX	Connect to VDDQ				
ISOK, ISORX	Open				
VSUP	Open (not to be enabled by SPI)				
BVSUP	Open (not to be enabled by SPI)				
SAF_CS0, SAF_CS1	Connect to VDDQ (they are active low)				
ACL	Connect to GND				

AN5739 - Rev 5 page 4/79



# 3 Deployment

#### Features:

- 4 independent loops composed by 4 independent High Side and 4 independent Low Side.
- All 4 squibs, connected to the same load, can deploy at the same time.
- Deployment granted in case of short to ground of the Low Side SRx.
- Firing voltage capability across SSxy and SFi is maximum 25 V.
- Max resistance of High Side and Low Side FETs is 10 Ω.
- Each loop can sustain 50 deployment min, waiting at least 10s between each of them.
- 2 supply pins, SS01 and SS23, directly connected to the High Side for each channel.
- 2 dedicated power ground, SG01 and SG23, each of them able to sustain the current of two channels simultaneously.
- SGxy is connected to GNDSUB through a diode so that the device is able to fire in case of SGxy lost.

### 3.1 Deployment requirement

Deployment features are deployment current, deployment time and deployment expiration time. The deployment expiration time is the duration time in which the deploy command remains valid, once it is received, waiting for the arming signal.

These parameters are defined in the DCR x registers, one per each channel.

Here are explained the commands to configure the IC deployment.

Deployment configuration is done through the four registers DCR\_x, with x=0-3, configurable in the DIAG, SAFING, SCRAP, and ARMING state, as shown in the Table 2:

- \$06 DCR 0 → channel 0
- \$07 DCR 1 → channel 1
- \$08 DCR 2 → channel 2
- \$09 DCR 3 → channel 3

All deployment configuration registers are reset by SSM reset.

(1) (2) 19:16 15:8 7:6 5:4 3:2 1:0 Deploy\_time \$06 DCR 0 Deploy current Deploy\_expire\_time 00 = 500 ms 00 = no deploy \$07 DCR 1 00, 11 = not used01 = 250 msW Χ 01 = 0.5 msΧ (I) \$08 DCR 2 01 = 1.75 A min 10 = 125 ms10 = 0.7 ms\$09 DCR\_3 10 =1.2 A min 11 = 0 ms11 = 2 ms

Table 2. DCR x register

The DWELL time is defined in SAFING configuration: it is the period of time in which the ARMING signal, once asserted, is valid waiting for a deployment command.

DEPLOY EXPIRE TIME is defined in deployment configuration: it is the period of time in which the deployment command, once received, is valid waiting for the ARMING signal asserted.

The combination  $1.75 \, \text{A/2} \, \text{ms}$  is <u>not</u> allowed. If this case should happen, the IC changes the set-up into 1.2 A/500 µs and flags the bit CHxDD in the DSR\_x register (Deployment Status Register), one per each channel, as shown in the Table 3:

- \$13 DSR\_0 register → channel 0
- \$14 DSR 1 register → channel 1
- \$15 DSR 2 register → channel 2
- \$16 DSR\_3 register → channel 3

AN5739 - Rev 5 page 5/79

<sup>1.</sup> I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

<sup>2.</sup> R = READ, W = WRITE

	(1)	(2)	19:16	15	14	13	12	11:6	5:0
\$13 DSR_0				CLINDOV	CULCTAT		DCRxERR		
\$14 DSR_1		R	0	CHxDSX 0 depl not succesful 1 depl succesful	CHxSTAT  0 depl not in progress 1 depl in progress	0	0 depl conf accepted and stored	0	DEP_CHx_EXP_TIME
\$15 DSR_2							1 depl conf change not accepted		8 ms/count
\$16 DSR 3							because deploy is in progress		

Table 3. DSR x register

- 1. I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING
- 2. R = READ, W = WRITE

In order to perform deployment, all the deploy configurations registers (DCR\_x registers) have to be accessed, also if the default values have just to be confirmed. In the opposite case the IC inhibits deployment, setting DRCxERR bit in the DSR x register to 1, as shown in the Table 3.

For each channel, the deploy requires:

- High Side and Low Side enabling.
- High Side and Low Side switching.

The Figure 2 and Figure 3 show the states of the IC and the signal paths which enable the High Side and Low Side MOSFETs.




Figure 2. System operating state diagram

AN5739 - Rev 5 page 6/79




Figure 3. High Side and Low Side squib enable

# 3.1.1 Diagnostic state

In DIAGNOSTIC state it is possible to perform the High Side FET test and Low Side FET test.

These tests require a sequence of steps:

- 1. Select the channel (refer to the Table 4);
- 2. Select High Side FET test or Low Side FET test (refer to the Table 5).

Table 4. LPDIAGREQ register - LEAK\_CHSEL bits

\$38 LPDIAGREQ	Config in DIAG, SAFING, SCRAP, ARMING state
LEAK_CHSEL, bit[3:0]	0000 = CHANNEL 0
	0001 = CHANNEL 1
	0010 = CHANNEL 2
	0011 = CHANNEL 3

Table 5. SYSDIAGREQ register - DSTEST bits

\$36 SYSDIAGREQ	Config in DIAG state		
DSTEST, bit[3:0]	0111 = High Side FET test active		
7 7 4 1	1000 = Low Side FET test active		

AN5739 - Rev 5 page 7/79



#### 3.1.2 Safing state

If WD\_LOCKOUT is not set (that is ARM\_EN = 1 in the Figure 3), High Side and Low Side enables depend on the safing engine machine, internal or external, according to SAFESEL bit (see the Table 6).

Table 6. SYS CSF register - SAFESEL bit

\$01 SYS_CFG	Config in INIT state
SAFESEL, bit[3]	0 = internal safing engine 1 = external safing engine (default)

If the external safing engine is chosen (SAFESEL = 1), the signals to be considered are:

- FENH that is active high.
- FENL that is active low.

The two signals FENH and FENL directly drive the output. So, if their status changes during a deployment, passing from their active state to their inactive state, the deployment is immediately interrupted.

If the **internal safing engine** is chosen (SAFESEL = 0), FENH and FENL are ignored. In this case it is recommended keeping FENH and FENL in their inactive status (FENH low, FENL high) to prevent that, in case of safing internal engine fault, the arming signal is set. The signals to be considered are ARM1INT, ARM2INT, ARM1\_Lx, ARM2\_Lx.

The internal arming signals (ARM1INT, ARM2INT) drive, at the same time, the High Side and the Low Side. Instead, the external arming signals (FENH, FENL) drive the High Side and the Low Side separately.

ARM1\_Lx and ARM2\_Lx signals are used to link the ARM signals to the deployment loop through \$6E LOOP\_MATRIX\_ARM1 and \$6F LOOP\_MATRIX\_ARM2 registers, as shown in the Table 7.

Table 7. LOOP\_MATRIX\_ARMx registers

\$6E LOOP_MATRIX_ARM1 \$6F LOOP_MATRIX_ARM2	Config in DIAG state		
ARMx_L3 bit[3]	0 = ARMx not associated to loop 3 1 = ARMx associated to loop 3		
ARMx_L2 bit [2]	0 = ARMx not associated to loop 2 1 = ARMx associated to loop 2		
ARMx_L1 bit[1]	0 = ARMx not associated to loop 1 1 = ARMx associated to loop 1		
ARMx_L0 bit[0]	0 = ARMx not associated to loop 0 1 = ARMx associated to loop 0		

#### 3.1.3 Arming state


This state corresponds to the disposal of the vehicle. In this state the High Side and Low Side are enabled.

AN5739 - Rev 5 page 8/79



### 3.1.4 Deployment driver

Figure 4. Deployment driver control logic



List of the requirements to deploy:

- 1. High Side and Low Side are enabled (ENABLE\_HS & ENABLE\_LS = 1).
- 2. No problem on SSM reset, i.e. internal voltage references are at their correct value (POR = 0), VDD5 and VDD3V3 voltage regulators at their correct value too (WSM\_reset = 0) and WD asserted or overridden (SSM\_reset = 0).
- 3. Device in the ARMING or SAFING state.
- 4. The deployment request is sent writing CHxDEPREQx bits in the DEPCOM register (refer to the Table 8)
- 5. The unlock command is sent writing DEPEN\_WR bits in the SPIDEPEN register (refer to the Table 9).

Table 8. DEPCOM register - CHxDEPREG bit

\$12 DEPCOM	Config in SAFING and ARMING state
CHxDEPREG, bit[x]	0 = no change to deployment control channel x
	1 = clear and start the expiration timer in ARMING, SAFING and DEP_ENABLED state

Table 9. SPIDEPEN register

\$25 SPIDEPEN	Config in SAFING and ARMING state
DEPEN_WR, bit[15:0]	0x0FF0 = LOCK enter deploy disable state 0xF00F = UNLOCK enter deploy enable state

As the SSM\_Reset is released, to perform the deployment the microcontroller has to write the UNLOCK code (0xF00F) in the DEPEN\_WR bits of the SPIDEPEN register.

AN5739 - Rev 5 page 9/79



After a deploy, the next deployment requires a toggle LOCK (0x0FF0) - UNLOCK (0xF00F). The same is necessary in case of a multiple deployment request, as shown in the Figure 5.

SPI\_SPIDEPEN(DEPEN\_WR)
UNLOCK

DEP\_ENABLED

SPI\_SPIDEPEN(DEPEN\_WR)

LOCK

Figure 5. Deployment Enable/Disable

Once the 5 points above are satisfied, the Expiration Time Counter starts.

This counter considers the feature of the IC to accept a deploy command even if the arming is not yet serviced. If the arm command occurs inside the expiration time, the deployment takes place otherwise the deployment command is discharged.

Dep\_exp\_time is defined in the DCR\_x registers, together with the Deploy\_timer and Dep\_current.

Once the deployment is started, any DEP\_EN = 0x0FF0 (i.e., deploy disable) is ignored. If the same command arrives before the deployment has been started, the deployment is really disabled and the deploy command ignored.

Once the deployment is started, it can be interrupted by:

- Over-current in the Low Side.
- GND loss.
- SSM reset.
- End of deployment time.

The status of the deployment is reported in the DSR\_x registers:

- \$13 DSR\_0 register → channel 0
- \$14 DSR\_1 register → channel 1
- \$15 DSR\_2 register → channel 2
- \$16 DSR\_3 register → channel 3

Two bits are available (see the Table 3):

- CHxSTAT bit reports if the deployment is in progress or not.
- CHxDS bit reports if the deployment lasts for the programmed deploy time (deploy success).

The event is also reported in the GSW field (see the Table 10), DEPOK bit, that is the "OR" of the deployment success of all the four channels (see the Table 11).

Table 10. Global Status Word (GSW)

MISO bit	31	30	29	28	27	26	25	24	23	22	21
MISO	SPIFLT	DEPOK	RSFLT	WDTDIS_S	ERSTATE	POWERFLT	FLT	CONVRDY2	CONVRDY1	ERR_WID	ERR_RID
GSW bit	10	9	8	7	6	5	4	3	2	1	0

AN5739 - Rev 5 page 10/79



#### Table 11. DEPOK bit in GSW

GSW	MISO b[30] DEPOK = GSW b[9]
	0 = all DSR_x/CHxDS bits are equal to zero (no deployment success on all channels)
	1 = at least a deployment successful on the channels

In case DEPOK = 1, this does not mean that the current is really passed through the squib for the programmed time. This bit means only that no inhibition of deployment has been received (in external safing engine FENH/FENL could have disabled the High Side or the Low Side).

#### 3.2 Deployment driver protection

In order to avoid damaging the IC due to eventual free-wheeling, two protections are implemented:

- After a deployment, once the High Side is switched off, the Low Side is kept on for t<sub>DEL\_SD\_LS</sub> (50 μs min.) in order to allow fly-back.
- Once Low Side is switched off, a protection against the overvoltage through a clamp structure is implemented.

On the Low Side there is a current limitation and overcurrent protection circuit that attends limiting the current at  $I_{LIM\_SR}$  (2.2 A ÷ 4 A) and  $I_{OC\_SR}$  (2.2 A ÷ 4 A) respectively, avoiding, in case of pin short to battery, any damage. If the malfunction lasts over  $t_{FLT\_ILIM\_LS}$  (100  $\mu$ s typ), the whole channel (High and Low Side) is switched off until a new deployment command (via SPI\_DEPEN register) occurs.

The squib driver can stand the short to ground of the pins during the deployment, because the High Side current is limited by the High Side itself.

It can also manage the case of SRx short to ground after an open circuit, because it is able to detect the open circuit condition and then limiting the current overshoot as the open circuit disappears.

In case of squib's intermittence during deployment phase, current limitation is ensured by the Low Side current limitation,  $I_{LIM\_SR}$ . If the condition lasts longer than  $t_{FLT\_OS\_LS}$  (20  $\mu s$  max), the High Side is switched off for  $t_{OFF\_OS\_HS}$  (4  $\mu s$  ÷ 12  $\mu s$ ) and then on again.

This allows distinguish Open Load and Low Side short to battery cases and then properly manage them.

#### 3.3 Deployment driver examples

Since the external safing engine is used (SAFESEL = 1), the FENH pin is connected to 5 V (high level) and the FENL pin is connected to ground (low level).

In low-cost applications the external Safing FET could be removed. In this case the application has a lower Safety level. To be sure not to damage the High Side MOSFETs it is suggested to set the ERBOOST and the ER cap charging voltage to 24 V.

AN5739 - Rev 5 page 11/79



### 3.3.1 With Watchdog Service routine disabled

The Table 12 reports a simple example showing the minimum SPI frames needed to configure the device and enable the deployment on all the channels when the Watchdog Service routine is disabled.

If the Watchdog function is useless, it can be disabled in two steps:

- 1. After power-up, pull the WDT pin to a voltage higher than 14 V ( $V_{WD\_OVERRIDE\_th}$ ), for example as in the Figure 6.
- 2. Write the frame 0x3C00 in the \$35 WD1 Test Command register.

Figure 6. Watchdog override signal




Table 12. Deployment SPI sequence without Watchdog routine

Register	State	R/W	Data	Notes
				Bit 15: 0 = Auto switch off disabled
				Bit 14: 0 = OV/UV generate reset
				Bit 13: X = Don't care
				Bit 12: 0 = ER Boost is disabled in ER state
				Bit 11: X = Don't care
				Bit 10: 0 = Short time
\$01 SYS_CFG	Init	W	0x000D	Bit 9: X = Don't care
				Bits 8-7: 00 = 8 sample DC-squib-temp measure
				Bits 6-5: 00 = 4 sample other measure
				Bit 3: 1 = external safing engine
				Bit 2: 1 = VSF set to 25 V
				Bit 1: X = Don't care
				Bit 0: 1 = timeout disable
POA CVC CTATE	Init	Б	-	Bits 10÷8000 = INIT
\$04 SYS_STATE	Init	R		Bits 2÷0: 010 = RUN
\$35 WD_TEST	Init	W	0x3C00	Non-latched WD1 Test Command
00.4.0\\0.0TATE		R	-	Bits 10÷8: 001 = DIAG
\$04 SYS_STATE	Diag			Bits 2÷0: 010 = RUN
				Bits 15÷13: X = Don't care
				Bit 12: 0 = VIN th set to 5.5 V
				Bit 11÷10: 00 = VBATMON th set to 6 V
				Bit 9: 1 = ER Boost set to 33 V
\$02 SYS_CTL	Diag	W	0x02E0	Bit 8: X = Don't care
				Bit 7: 1 = ER Charge on
				Bit 6: 1 = ER Boost On
				Bit 5: 1 = VSUP On
				Bit 4: 0 = no POWER OFF from SHUTDOWN

AN5739 - Rev 5 page 12/79



Register State R/W Da			Data	Notes
<b>g</b>				Bits 3÷0: X = Don't care
				Bit 19: 1 = WAKEUP>WU on
				Bit 18: 0 = VBATMON > VBBAD
				Bit 17: 0 = VBATMON>VBGOOD
				Bit 16: 0 = VIN > VINBAD
				Bit 15: 0 = VIN > VINGOOD
				Bit 14: 0 = VDD3V3 > VDD3V3_UV
				Bit 13: 0 = VDD3V3 < VDD3V3_OV
				Bit 12: 0 = V_ERBOOST > ERBOOST_OK
AGE BOWER OTATE	D:			Bit 11: 0 = VDD5 > VDD5_UV
\$05 POWER STATE	Diag	R	-	Bit 10: 0 = VDD5 < VDD5_OV
				Bit 9: 0 = VSUP > VSUP_OK
				Bit 8: 1 = ER Boost on
				Bit 7: 1 = ER Charge on
				Bit 4: 0 = ER Switch off
				Bit 3: 1 = VDD5 ramp up or on
				Bit 2: 1 = VSUP ramp up or on
				Bit 1: 1 = VDD3V3 on
				Bit 0: 0 = VSF_EN off
\$00 FLTSR	Diag	R	-	Verify there are not faults
AOE LOOP MATRIX ARMA	D.	W	0x000F	Bits 15÷4: X = Don't care
\$6E LOOP_MATRIX_ARM1	Diag			Bits 3÷0: ARM1 assigned to 0÷3 loops
				Bits 15÷8: X = Don't care
				Bits 7÷6: 01 = 0.5 ms deploy time
\$06 DCR_0	Diag	W	0x0050	Bits 5÷4: 01 = 1.75 A deploy current
				Bits 3÷2: 00 = 500 ms deploy expiration time
				Bits 1÷0: X = Don't care
				Bits 15÷8: X = Don't care
	Diag	W	0x0050	Bits 7÷6: 01 = 0.5 ms deploy time
\$07 DCR_1				Bits 5÷4: 01 = 1.75 A deploy current
				Bits 3÷2: 00 = 500 ms deploy expiration time
				Bits 1÷0: X = Don't care
				Bits 15÷8: X = Don't care
				Bits 7÷6: 01 = 0.5 ms deploy time
\$08 DCR_2	Diag	W	0x0050	Bits 5÷4: 01 = 1.75 A deploy current
				Bits 3÷2: 00 = 500 ms deploy expiration time
				Bits 1÷0: X = Don't care
				Bits 15÷8: X = Don't care
		W	0x0050	Bits 7÷6: 01 = 0.5 ms deploy time
\$09 DCR_3	Diag			Bits 5÷4: 01 = 1.75 A deploy current
				Bits 3÷2: 00 = 500 ms deploy expiration time
				Bits 1÷0: X = Don't care
¢42 DCD - 0	Dia -	Б		Bit 15: 0 = deployment successful
\$13 DSR_0	Diag	R	_	Bit 14: 0 = deployment not in progress

AN5739 - Rev 5 page 13/79



Register	State	R/W	Data	Notes
				Bits 13: 0 = correct time/current combination
				Bits 12: 0 = deployment configuration accepted
				Bits 5÷0: deployment expiration timer value
				Bit 15: 0 = deployment successful
				Bit 14: 0 = deployment not in progress
\$14 DSR_1	Diag	R	-	Bits 13: 0 = correct time/current combination
				Bits 12: 0 = deployment configuration accepted
				Bits 5÷0: deployment expiration timer value
				Bit 15: = deployment successful
				Bit 14: 0 = deployment not in progress
\$15 DSR_2	Diag	R	-	Bits 13: 0 = correct time/current combination
				Bits 12: 0 = deployment configuration accepted
				Bits 5÷0: deployment expiration timer value
				Bit 15: 0 = deployment successful
	Diag	R		Bit 14: 0 = deployment not in progress
\$16 DSR_3			-	Bits 13: 0 = correct time/current combination
				Bits 12: 0 = deployment configuration accepted
				Bits 5÷0: deployment expiration timer value
\$31 SAFING_STATE	Diag	W	0xACAC	Frame to pass from DIAG to SAFING
#04 0\/O OTATE		_		Bits 10÷8: 010 = SAFING
\$04 SYS_STATE	S	R	-	Bits 2÷0: 010 = RUN
\$25 SPIDEPEN	S, A	W	0x0FF0	Lock Code
\$25 SPIDEPEN	S, A	W	0xF00F	Unlock Code
\$12 DEPCOM	S, A	W	0x000F	Bits 3÷0: 1111 = send deploy requests for all the four channels
\$25 SPIDEPEN	S, A	W	0x0FF0	Lock Code
\$13 DSR_0	S, A	R	-	Bit 15: 1 = deployment successful
\$14 DSR_1	S, A	R	-	Bit 15: 1 = deployment successful
\$15 DSR_2	S, A	R	-	Bit 15: 1 = deployment successful
\$16 DSR_3	S, A	R	-	Bit 15: 1 = deployment successful

AN5739 - Rev 5 page 14/79



# 3.3.2 With Watchdog Service routine enabled

The Table 13 reports a simple example showing the minimum SPI frames needed to configure the device and enable the deployment on all the channels when the Watchdog Service routine is enabled.

Table 13. Deployment SPI sequence with Watchdog routine

Register	State	R/W	Data	Notes
\$01 SYS_CFG	Init	W	0x000D	Bit 15: 0 = Auto switch off disabled  Bit 14: 0 = OV/UV generate reset  Bit 13: X = Don't care  Bit 12: 0 = ER Boost is disabled in ER state  Bit 11: X = Don't care  Bit 10: 0 = Short time  Bit 9: X = Don't care  Bits 8-7: 00 = 8 sample DC-squib-temp measure  Bits 6-5: 00 = 4 sample other measure  Bit 3: 1 = external safing engine  Bit 2: 1 = VSF set to 25 V  Bit 1: X = Don't care  Bit 0: 1 = timeout disable
\$04 SYS_STATE	Init	R	-	Bits 10÷8000 = INIT Bits 2÷0: 010 = RUN
\$2A WDTCR	Init	W	0x3219	Bit 14: WD1_MODE = FAST  Bits 13÷7: WDTMIN = 400 μs  Bits 6÷0: WDT DELTA = 200 μs
\$2C WD_STATE	Init	R	-	Bits 10÷8: WD1_STATE = INITIAL (000)
\$2B WDIT	Init	W	-	Service watchdog following A/B/Asequence
\$04 SYS_STATE	Diag	R	-	Bits 10÷8: 001 = DIAG Bits 2÷0: 010 = RUN
\$02 SYS_CTL	Diag	W	0x02E0	Bits 15÷13: X = Don't care  Bit 12: 0 = VIN th set to 5.5 V  Bit 11÷10: 00 = VBATMON th set to 6 V  Bit 9: 1 = ER Boost set to 33 V  Bit 8: X = Don't care  Bit 7: 1 = ER Charge on  Bit 6: 1 = ER Boost On  Bit 5: 1 = VSUP On  Bit 4: 0 = no POWER OFF from SHUTDOWN  Bits 3÷0: X = Don't care
\$05 POWER STATE	Diag	R	-	Bit 19: 1 = WAKEUP > WU_on  Bit 18: 0 = VBATMON > VBBAD  Bit 17: 0 = VBATMON > VBGOOD  Bit 16: 0=VIN>VINBAD  Bit 15: 0 = VIN > VINGOOD  Bit 14: 0 = VDD3V3 > VDD3V3_UV  Bit 13: 0 = VDD3V3 < VDD3V3_OV

AN5739 - Rev 5 page 15/79



Dominton	Ctoto	D/M	Doto	Notes
Register	State	R/W	Data	Notes
				Bit 12: 0 = V_ERBOOST > ERBOOST_OK
				Bit 11: 0 = VDD5 > VDD5_UV
				Bit 10: 0 = VDD5 < VDD5_OV
				Bit 9: 0 = VSUP > VSUP_OK
				Bit 8: 1 = ER Boost on
				Bit 7: 1 = ER Charge on
				Bit 4: 0 = ER Switch off
				Bit 3: 1 = VDD5 ramp up or on
				Bit 2: 1 = VSUP ramp up or on
				Bit 1: 1 = VDD3V3 on
				Bit 0: 0 = VSF_EN off
\$00 FLTSR	Diag	R	-	Verify there are not faults
\$6E LOOP_MATRIX_ARM1	Diag	W	0x000F	Bits 15÷4: X = Don't care
φου LOOF_WATRIX_ARWIT	Diag	VV	0.00001	Bits 3÷0: ARM1 assigned to 0÷3 loops
				Bits 15÷8: X = Don't care
				Bits 7÷6: 01 = 0.5 ms deploy time
\$06 DCR_0	Diag	W	0x0050	Bits 5÷4: 01 = 1.75 A deploy current
				Bits 3÷2: 00 = 500 ms deploy expiration time
				Bits 1÷0: X = Don't care
				Bits 15÷8: X = Don't care
				Bits 7÷6: 01 = 0.5 ms deploy time
\$07 DCR_1	Diag	W	0x0050	Bits 5÷4: 01 = 1.75 A deploy current
<b>40. 20.</b> <u>2</u> .	2.03		CAGGGG	Bits 3÷2: 00 = 500 ms deploy expiration time
				Bits 1÷0: X = Don't care
				Bits 15÷8: X = Don't care
				Bits 7÷6: 01 = 0.5 ms deploy time
\$08 DCR_2	Diag	W	0x0050	Bits 5÷4: 01 = 1.75 A deploy current
Ψ00 DOI\_2	Diag	VV	0.0000	Bits 3÷2: 00 = 500 ms deploy expiration time
				Bits 1÷0: X = Don't care
				Bits 15÷8: X = Don't care
#00 DOD 0	D:	101	0,,0050	Bits 7÷6: 01 = 0.5 ms deploy time
\$09 DCR_3	Diag	W	0x0050	Bits 5÷4: 01 = 1.75 A deploy current
				Bits 3÷2: 00 = 500 ms deploy expiration time
				Bits 1÷0: X = Don't care
				Bit 15: 0 = deployment successful
				Bit 14: 0 = deployment not in progress
\$13 DSR_0	Diag	R	-	Bits 13: 0 = correct time/current combination
				Bits 12: 0 = deployment configuration accepted
				Bits 5÷0: deployment expiration timer value
				Bit 15: 0 = deployment successful
				Bit 14: 0 = deployment not in progress
\$14 DSR_1	Diag	R	-	Bits 13: 0 = correct time/current combination
				Bits 12: 0 = deployment configuration accepted
				Bits 5÷0: deployment expiration timer value

AN5739 - Rev 5 page 16/79



Register	State	R/W	Data	Notes								
				Bit 15: 0 = deployment successful								
				Bit 14: 0 = deployment not in progress								
\$15 DSR_2	Diag	R	-	Bits 13: 0 = correct time/current combination								
				Bits 12: 0 = deployment configuration accepted								
				Bits 5÷0: deployment expiration timer value								
				Bit 15: 0 = deployment successful								
				Bit 14: 0 = deployment not in progress								
\$16 DSR_3	Diag	R	-	Bits 13: 0 = correct time/current combination								
				Bits 12: 0 = deployment configuration accepted								
				Bits 5÷0: deployment expiration timer value								
\$31 SAFING_STATE	Diag	W	0xACAC	Frame to pass from DIAG to SAFING								
\$04 SYS STATE	S	R	_	Bits 10÷8: 010 = SAFING								
ψ04 313_31A1L	3	IX.	_	Bits 2÷0: 010 = RUN								
\$25 SPIDEPEN	S, A	W	0x0FF0	Lock Code								
\$25 SPIDEPEN	S, A	W	0xF00F	Unlock Code								
\$12 DEPCOM	S, A	W	0x000F	Bits 3÷0: 1111 = send deploy requests for all the four channels								
\$25 SPIDEPEN	S, A	W	0x0FF0	Lock Code								
\$13 DSR_0	S, A	R	-	Bit 15: 1 = deployment successful								
\$14 DSR_1	S, A R -			Bit 15: 1 = deployment successful								
\$15 DSR_2	S, A	R	-	Bit 15: 1 = deployment successful								
\$16 DSR_3	S, A	R	-	Bit 15: 1 = deployment successful								

AN5739 - Rev 5 page 17/79



### 3.3.3 Deployment waveforms

The Figure 7 and Figure 8 report some examples where a high current pyrofuse has been used and four channels have been put in parallel in order to achieve target current values for deployment to occur.

Referring to the Figure 1, the system has been setup with two different scenarios:

- With Safing FET, VER set to 33 V and VSF set to 25 V.
- Without Safing FET and VER set to 24 V.

The signals are the following:

- Blue = SRx
- Light blue = SFx
- Magenta = VER
- Green = Load current







Figure 8. Deployment waveforms, VER = 24 V



AN5739 - Rev 5 page 18/79



# 3.4 Arming command after deployment command

It is also possible to have a deployment event in a way different from the usual, i.e., first sending the SPI deploy command, then asserting the arming signal.

An example (watchdog disabled, deployment on Channel 0) is shown in the Table 14 and the Figure 9.


Table 14. Deploy event with Arming command after SPI deployment command

Register read	Register written	SPI frame (hex)			
	Configuration				
SYS_STATE	SYS_CFG	0x04030009			
SYS_CFG	1	0x01000000			
SYS_STATE	1	0x04000000			
SYS_STATE	WD1_TEST	0x046A3C00			
SYS_STATE	1	0x0400000			
POWER_STATE	SYS_CTL	0x050402E0			
FLTSR	1	0x00010000			
LOOP_MATRIX_ARM1	LOOP_MATRIX_ARM1	0x6EDC0001			
DCR_0	DCR_0	0x060D0050			
SYS_STATE	SAFING_STATE	0x0463ACAC			
SYS_STATE	1	0x04000000			
	Deployment commands				
SPIDEPEN	SPIDEPEN	0x254B0FF0			
SPIDEPEN	SPIDEPEN	0x254BF00F			
DEPCOM	DEPCOM	0x12240001			
1	ms delay - FENH high - 1 ms delay				
SPIDEPEN	SPIDEPEN	0x254B0FF0			
DSR_0	1	0x13000000			

Figure 9. Deploy event with Arming command after SPI deployment command

Write SPIDEPEN

Write SPIDEPEN



Blue = SPI\_CLK Light blue = SPI\_MOSI Magenta = FENH Green = Load current

AN5739 - Rev 5 page 19/79



# 4 Diagnostic

For all the channels the following diagnostics are implemented (elaborated by a 10 bits ADC converter):

- High voltage leak test, for SFx and SRx oxide isolation
- VRCM test
- Leakage to battery/ground for SFx and SRx with/ without squib
- Loop to loop short diagnostic
- Squib resistance measurement leakage cancellation
- High squib resistance, 500 Ω ÷ 2000 Ω
- SSxy, SFx,and VER voltage monitor
- Low side FET diagnostic
- High Side FET diagnostic
- · Loss of ground
- High Side Safing FET diagnostic
- · Deployment timer diagnostic

Diagnostic can be done in two ways, set in the LPDIAGREQ register via SPI:

- High level (DIAG\_LEVEL = 1): the set-up for each requested measurement is managed by the device itself.
- Low level (DIAG\_LEVEL = 0): the set-up for each requested measurement is managed by an external logic, step by step.

The relevant blocks used for the diagnostic are reported in the Figure 10.

In particular there are a Voltage Regulator Current Monitor (VRCM) and three current generators that withstand diagnostic operations, ISRC (40 mA), ISINK (limit 70 mA) and Ipulldown (1 mA).

VER pi ISRC SATBUCK Squib resistance measure (system error < 8%) χN A to D Squib loop Rsquib driver and diagnostic 1Ω to 10Ω blocks HV analog MUX Gain = 5.25 Ipulldown Squib resistor HIGH Squib resistor LOW 22nF ISINK GNDA

VRCM (voltage regulator current monitor)

Figure 10. Squib diagnostic blocks

AN5739 - Rev 5 page 20/79



# 4.1 Low level diagnostic

For a low level diagnostic, these steps shall be followed (see the Table 15):

- 1. ER charge has to be previously turned ON before running the diagnostic.
- 2. Verify that the IC is in DIAG state reading register \$04.
- 3. Decide, writing the appropriate bit in reg. \$38, which diagnostic mode is used.

Table 15. Low level diagnostic

	(1)	(2)	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
																			12: VIN_TH_SEL (0 = 5.5 V as VIN threshold, 1 = 7.5 V as VIN threshold)
							C	00											11, 10: VBATMON_TH_SEL (00 = 6V, 01 = 6.8 V, 10 = 8 V, 11 = 8.8 V)
\$02 SYS_CTL	(I)	W	Х	Х	Х	0/1	C	)1	0/1	X	1	1	0	0	x	х	X	X	9: ER_BST_V (0 = 23 V, 1 = 33 V)
, , , , , , , , , , , , , , , , , , ,	(-)						1	0											7: ER_CUR_EN (0 = OFF, 1 = ON)
							1	11											6: ER_BST_EN (0 = OFF, 1 = ON)
																			5: VSUP_EN (0 = OFF, 1 = ON)
																			4: SPI_OFF (0 = no effect, 1 = power off required)
¢04 CVC CTATE		R						0	0	1						0	4	0	10, 9, 8: 001 = DIAG
\$04 SYS_STATE		K						U	0	ļ '						U	'	U	2, 1, 0: 010 = RUN
\$38 LPDIAGREQ	(l)	W	0					14÷0	): De	fine	the	e te	est						15: 0 = low level diag setup
\$37 LPDIAGSTAT		R	0					14÷0: Define the test											15: 0 = low level diag
\$3X DIAGCTRL_X		W		х	Х	Х	Х	х	X 6÷0: ADC address						oc.	ado	dres	ss	
X = A, B, C, D																			
(3) 19 18 17 16			1	6÷0	: AD	C ad	dres	ss	9÷0: ADC result 1				lt			19: 1 = conversion finished			

<sup>1.</sup> I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

- 2. R = READ, W = WRITE
- 3. Further bit over the 16 standard.


In low level mode, the IC performs the measurement following external requests. Each test set-up is driven, step by step, by the microcontroller, as the timing for the measurement.

AN5739 - Rev 5 page 21/79



#### 4.1.1 High voltage leak test, oxide isolation IC-car chassis

Figure 11. High voltage leak test, oxide isolation IC-car chassis



This test is mandatory and verifies that no leakages are present on the SFx or SRx pins when high voltage is applied. ISRC current generator is ON and addressed on SFx (see the Table 16).

If there is no leakage, SFx raises up to VRESDIAG and, being the impedance between SFx and SRx very low (squib connected), SRx follows SFx (see Figure 11).

Confirmation of this is done through an ADC measurement request of the SFx voltage value.

Table 16. High voltage leak test, oxide isolation IC-car chassis - LPDIAGREQ register

	(1)	(2)	15	14	13	12:11	10	9:8	7:4	3:0	
											15: 0 = low level diagnostic
									RES_MEAS_CHSEL	LEAK_CHSEL	14: 0 = ISRC = 40 mA
									0000 = ch0	0000 = ch0	13: 1 = pull-down current off for all channels
\$38 LPDIAGREQ	(1)	W	0	0	1	01	0	00	0001 = ch1	0001 = ch1	12, 11: 01 = ISRC for RES_MEAS_CHSEL, off
									0010 = ch2	0010 = ch2	for the other channels
									0011 = ch3	0011 = ch3	10: 0 = ISINK off for all channels
											9, 8: 00 = VRCM not connected

<sup>1.</sup> I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

SFx voltages and VRESGIAG are readable by the microcontroller through the ADC converter in the registers \$3X DIAGCTRL\_X, with X = A, B, C, D (see the Table 17. High voltage leak test, oxide isolation IC-car chassis - DIAGCTRL\_X registers).

AN5739 - Rev 5 page 22/79

<sup>2.</sup> R = READ, W = WRITE



					(1)	(2)	15	14	13	12	11	10	9	8	7	6:0	
																ADCREQ_X	
																\$46 = SF0	
	\$	3X E	OIAG	CTRL_X		W	X	Х	X	×	Х	Х	X	X	X	\$47 = SF1	
		X =	= A, B, C, D		-	VV	^	^	^	^	^	^	^	^	^	\$48 = SF2	
																\$49 = SF3	
																\$42 = VRESDIAG	
(3)	19	18	17	16													19: 1 = conversion finished
								Α	DCR	EQ_	X						-
									\$46 =	= SFC	)						

Table 17. High voltage leak test, oxide isolation IC-car chassis - DIAGCTRL X registers

- 1. I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING
- 2. R = READ, W = WRITE
- 3. Further bit over the 16 standard.

Once read the ADC measurement, to obtain the voltage value it is necessary to consider the divider ratio of the ADC. In case of SFx and VRESDIAG, it is 15:1.

As an example, consider the case where the VRESDIAG conversion has been requested and the readout of the ADC register is done. The voltage measured on VRESDIAG pin is 22.6 V.

ADC = 0b1001101000 = 616

ADCREQ X

In order to obtain the result in Volt, being the ADC characteristic linear:

\$47 = SF1

\$48 = SF2 \$49 = SF3 \$42 = VRESDIAG

$$2.5 V: 1024 = x: ADC \rightarrow x = \frac{616 * 2.5 V}{1024} = 1.5 V$$
 (1)

ADCREQ\_X 10 bit ADC result

Considering the divider ratio (DR), the result is:

$$VRESDIAG = x * DR = 1.5 V * 15 = 22.6 V$$
 (2)

#### **Test result**

In case of leakage on High Side (SFx) or Low Side (SRx), SFx voltage is not able to reach VRESDIAG and the microcontroller can detect the leakage problem, both on the High Side or on the Low Side, with no possibility, at this stage, to distinguish which of them is involved in the problem.

#### 4.1.2 VRCM test validation

Before using VRCM block, used in many IC diagnostics, it is necessary a test for its validation. The test is done through short to battery and short to ground flag verification. Measurement set-up is composed by 2 steps, with VRESDIAG supplied.

AN5739 - Rev 5 page 23/79



#### 4.1.2.1 VRCM test - First step

HS FET diagnostic: check VRCM functionality First we use ISRC current generator to check VRCM block ISRC Squib resistance measure (system error < 8%) w Squib loop Rsquib driver and diagnostic  $1\Omega$  to  $10\Omega$ blocks 3v3 supply Vgnd or VBat lpulldown Squib resistor LOW Short to GND Rleak >10KΩ no detection 111 ISINK Short to BAT

Figure 12. VRCM test validation - First step

The first step (see the Figure 12) is verified through the LPDIAGREQ register (see the Table 18).

(1) 15 | 14 | 13 | 12:11 | 10 | 9:8 7:4 3:0 15: 0 = low level diagnostic 14: 0 = ISRC = 40 mA RES\_MEAS\_CHSEL LEAK\_CHSEL 13: 1 = pull-down current off for all channels 0000 = ch00000 = ch012. 11: 01 = ISRC for RES\_MEAS\_CHSEL, off 0001 = ch10001 = ch1\$38 LPDIAGREQ (I) W 0 0 01 0 01 for the other channels 0010 = ch20010 = ch210: 0 = ISINK off for all channels 0011 = ch30011 = ch39, 8: 01 = VRCM connected to SFx (LEAK\_CHSEL channel)

Table 18. VRCM test validation (first step) - LPDIAGREQ register

- 1. I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING
- 2. R = READ, W = WRITE

RES\_MEAS\_CHSEL, bit[7:4] and LEAK\_CHSEL, bit[3:0] must refer to the same channel.

#### Test 1 result

Being ISRC and VRCM connected to SFx, if VRCM works correctly, short to battery, readable in the LPDIAGSTAT register, is asserted for the channel selected (see the Table 19).

AN5739 - Rev 5 page 24/79



					(1)	(2)	15:12	11:8	7	6	5	4	3:0	
5	\$37 LI	PDIA	GSTA	T		R		RES_MEAS_CHSEL					LEAK_CHSEL	19: 0 = low level diagnostic
(3)	19	18	17	16		R		0000 = ch0					0000 = ch0	7: 0 = no short between loops
								0001 = ch1	0	0	1	1	0001 = ch1	6: 0 = STG not detected
	0	0	0	0				0010 = ch2					0010 = ch2	5: 1 = STB detected
								0011 = ch3					0011 = ch3	4: 1 = test on SFx

Table 19. VRCM test validation (first step) - LPDIAGSTAT register

- 1. I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING
- 2. R = READ, W = WRITE
- 3. Further bit over the 16 standard.

#### 4.1.2.2 VRCM test - Second step

LS FET diagnostic: check VRCM functionality Second we use ISINK current generator to check VRCM block ISRC Squib resistance measure (system error < 8%) -WW ₩ χN Squib loop Rsquib driver and 1Ω to 10 Ω diagnostic blocks HV analog MUX Gain = 5.25 3v3 supply Vgnd or VBat Ipulldown Squib resistor HIGH Squib resistor LOW

Figure 13. VRCM test validation - Second step

Once the first step of VRCM test is passed, it is possible to proceed with the second step (see the Figure 13), always through the LPDIAGREQ register (see the Table 20).

ISINK

AN5739 - Rev 5 page 25/79



	Table 20. VRCM test validation (second step) - LPDIAGREQ register														
15	14	13	12:11	10	9:8	7:4	3:0								
								15: 0 = low level diagnostic							

	(1)	(2)	15	14	13	12:11	10	9:8	7:4	3:0	
											15: 0 = low level diagnostic
									RES_MEAS_CHSEL	LEAK_CHSEL	14: 0 = ISRC = 40 mA
									0000 = ch0	0000 = ch0	13: 1 = pull-down current off for all channels
\$38 LPDIAGREQ	(I)	W	0	0	1	00/11	1	10	0001 = ch1	0001 = ch1	12, 11: 00/11 = ISRC off for all channels
									0010 = ch2	0010 = ch2	10: 1 = ISINK on for RES_MEAS_CHSEL
									0011 = ch3	0011 = ch3	channel, off for the others  9, 8: 10 = VRCM connected to SRx
											(LEAK_CHSEL channel)

<sup>1.</sup> I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

RES\_MEAS\_CHSEL, bit[7:4] and LEAK\_CHSEL, bit[3:0] must refer to the same channel.

#### **Test 2 result**

Being ISNK and VRCM connected to SRx, if VRCM works correctly, short to ground, readable in the LPDIAGSTAT register, is asserted for the channel selected (see the Table 21).

Table 21. VRCM test validation (second step) - LPDIAGSTAT register

					(1)	(2)	15:12	11:8	7	6	5	4	3:0	
5	37 LI	PDIA	GSTA	T		R								19: 0 = low level diagnostic
(3)	19	18	17	16		R								7: 0 = no short between loops
								RES_MEAS_CHSEL	0	1	0	0	LEAK_CHSEL	6: 1 = STG detected
	0	0	0	0										5: 0 = STB not detected
														4: 0 = test on SRx

<sup>1.</sup> I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

- 2. R = READ, W = WRITE
- 3. Further bit over the 16 standard.

#### **Final result**

If the second step of the VRCM test is passed too, the VRCM test is validated.

AN5739 - Rev 5 page 26/79

<sup>2.</sup> R = READ, W = WRITE

\_Vref =2v5



#### 4.1.3 Leakage test - High Side

HS Leakage test Ipulldown OFF on loop under measure , ON on the others Voltage Regulator Current Monitor circuit fix SFx pin voltage to 2v5 ISRC - read current through SFx pin compare current with a threshold SSxy Bypass Squib resistance measure (system error < 8%) Vgnd or VBat W RLeak Vref =2v5 χN A to D Squib loop 10bit driver and Rsquib Voffse Tot err = ±4LSB LSB = 2.5/1024 V 1Ω to 10 Ω diagnostic blocks HV analog MUX Gain = 5.25 3v3 supply lpulldown Squib resistor HIGH Squib resistor LOW Short to GNE Rleak >10KΩno detection [ ] ]

Rleak <1KΩ detection

Rleak >10KΩno detection

Figure 14. Leakage test - High Side

ISRC and ISINK are kept off and VRCM is connected to SFx (see the Figure 14), chosen through the LEAK\_CHSEL bits in the LPDIAGREQ register (see the Table 22).

ISINK

(1) (2) 15 14 13 12:11 10 9:8 3:0 7:4 15: 0 = low level diagnostic 14: 0 = ISRC = 40 mA RES\_MEAS\_CHSEL LEAK\_CHSEL 13: 0 = pull-down current off for VRCM 0000 = ch00000 = ch0channel, on for the others \$38 LPDIAGREQ | (I) | W 0001 = ch100/11 0 01 0001 = ch10 0 0 12, 11: 00/11 = ISRC off for all channels 0010 = ch20010 = ch210: 0 = ISINK off for all channels 0011 = ch30011 = ch39, 8: 01 = VRCM connected to SFx (LEAK\_CHSEL channel)

Table 22. Leakage test, High Side - LPDIAGREQ register

- 1. I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING
- 2. R = READ, W = WRITE

#### Test result

If there is no leakage on the High Side, SFx voltage is equal to VREF = 2.5 V and no current is detected by VRCM itself. SFx voltage is readable addressing the ADC read out on it. The registers involved in this operation are the four DIAGCTRL\_X (see the Table 23).

AN5739 - Rev 5 page 27/79



						иыс	20.	_ou.	ugu	,	.,	9 0	, i d							9.0	,,,	•		
					(1)	(2)	15	14	13	12	11	10	9	8	7	6	5	4	3	2		1	0	
	\$			CTRL_X , C, D	-	W	x	X	x	X	X	x	X	x	X			\$4 \$4 \$4	CRE 6 = 7 = 8 = 9 =	SF SF	0 1 2	•		
(3)	19	18	17	16																				19: 1 = conversion finished
	1	0	0	ADCREQ_X	_	R		:	\$46 = \$47 =	REQ_ = SF0 = SF1 = SF2	) I			ADC	CRE	Q_>	( 10	) bit	ΑΣ	)C r	es	ult		

Table 23. Leakage test, High Side - DIAGCTRL\_X register

1. I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

\$49 = SF3

- 2. R = READ, W = WRITE
- 3. Further bit over the 16 standard.

Once read the ADC measurement, to obtain the voltage value it is necessary to consider the divider ratio of the ADC, that is 15:1 in case of SFx and VRESDIAG.

In case of a leakage (to ground or to battery), VRCM will sink or source a current to maintain SFx at VREF. As a consequence, STG or STB is set in the LPDIAGSTAT register (see the Table 24).

					(1)	(2)	15:12	11:8	7	6	5	4	3:0	
\$	37 LF	PDIA	GSTA	<b>ΑΤ</b>		R		RES_MEAS_CHSEL					LEAK_CHSEL	19: 0 = low level diagnostic
(3)	19	18	17	16		R		0000 = ch0					0000 = ch0	7: 0 = no short between loops
								0001 = ch1	0	0/1	0/1	1	0001 = ch1	6: 1 = STG if leak vs GND
	0	0	0	0				0010 = ch2					0010 = ch2	5: 1 = STB if leak vs BATT
								0011 = ch3					0011 = ch3	4: 1 = test on SFx

Table 24. Leakage test, High Side - LPDIAGSTAT register

- 1. I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING
- 2. R = READ, W = WRITE
- 3. Further bit over the 16 standard.

Pull-down current (1 mA) is active on all channels except the one under analysis. So, the STG requires further investigation to understand if it comes from a real short to ground of the channel itself or it comes from a short between the channel itself and another one.

Note: In Pyro Fuse Application with channels shorted together, a leakage on a channel causes a fault on all channels.

AN5739 - Rev 5 page 28/79



#### 4.1.4 Leakage test - Low Side

LS Leakage test Ipulldown OFF on loop under measure , ON on the others Voltage Regulator Current Monitor circuit fix SRx pin voltage to 2v5 ISRC - read current through SRx pin - compare current with a threshold SSx Bypass Squib resistance measure (system error < 8%) Vgnd or VBat w RLeak χN A to D Squib loop 10bit driver and Rsquib Voffse Tot err = ±4LSB LSB = 2.5/1024 V diagnostic 1Ω to 10Ω blocks HV analog MUX Gain = 5.25 Ipulldown -WW Squib resistor HIGH Short to GND Rleak >10KΩno detection Rleak <1KΩ detection Squib resistor LOW Vref=2v5 ISINK

Figure 15. Leakage test - Low Side

ISRC and ISINK are kept off and VRCM is connected to SRx (see the Figure 15), through the LEAK\_CHSEL bits in the LPDIAGREQ register (see the Table 25).

(1) (2) 15 14 13 12:11 10 9:8 3:0 7:4 15: 0 = low level diagnostic 14: 0 = ISRC = 40 mA RES\_MEAS\_CHSEL LEAK\_CHSEL 13: 0 = pull-down current off for VRCM 0000 = ch00000 = ch0channel, on for the others \$38 LPDIAGREQ (I) W 00/11 0 10 0001 = ch10001 = ch10 0 0 12, 11: 00/11 = ISRC off for all channels 0010 = ch20010 = ch210: 0 = ISINK off for all channels 0011 = ch30011 = ch39, 8: 10 = VRCM connected to SRx (LEAK\_CHSEL channel)

Table 25. Leakage test, Low Side - LPDIAGREQ register

- 1. I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING
- 2. R = READ, W = WRITE

#### **Test result**

If there is no leakage on the High Side, SRx voltage is equal to VREF = 2.5 V and no current is detected by VRCM itself.

Only if the squib is connected, SFx and SRx pins are at the same voltage, so SRx voltage is readable indirectly through SFx voltage, as done in case of High Side leakage test.

AN5739 - Rev 5 page 29/79



SFx voltage is readable addressing the ADC read out on it. The registers involved in this operation are the four DIAGCTRL X (see the Table 26).

(1) (2) 15 14 13 12 11 10 8 7 6 5 4 3 2 1 0 ADCREQ X \$46 = SF0 \$3X DIAGCTRL\_X W Χ Х Χ Χ Χ Χ Х Χ Х \$47 = SF1 X = A, B, C, D\$48 = SF2 \$49 = SF3 19 18 17 16 19: 1 = conversion finished ADCREQ X \$46 = SF0 R ADCREQ\_X \$47 = SF1 ADCREQ\_X 10 bit ADC result 0 0 1 \$48 = SF2 \$49 = SF3

Table 26. Leakage test, Low Side - DIAGCTRL\_X register

- 1. I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING
- 2. R = READ, W = WRITE
- 3. Further bit over the 16 standard.

Once read the ADC measurement, to obtain the voltage value it is necessary to consider the divider ratio of the ADC, that is 15:1 in case of SFx and VRESDIAG.

If the squib between SFx and SRx pins is not connected, SRx voltage read out is not possible, as it is not mapped into the ADC request command.

In case of a leakage (to ground or to battery), VRCM will sink or source a current to maintain SFx at VREF. Therefore, STG or STB is set in the LPDIAGSTAT register (see the Table 27).

					(1)	(2)	15:12	11:8	7	6	5	4	3:0	
<u> </u>	37 LF					R							LEAK_CHSEL	19: 0 = LOW LEVEL
(3)	19	18	17	16		R		RES_MEAS_CHSEL	Х	0/1	0/1	0	0001 = ch1	6: 1 = STB if leak vs GND 5: 1 = STB if leak vs BATT
	0	0	0	0									0010 = ch2 0011 = ch3	4: 0 = test on SRx

Table 27. Leakage test, Low Side - LPDIAGSTAT register

- 1. I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING
- 2. R = READ, W = WRITE
- 3. Further bit over the 16 standard.

Pull-down current (1 mA) is active on all channels except the one under analysis. So, for the case of STG detection, further investigation is necessary to understand if it comes from a real short to ground of the channel or from a short of the channel with another one.

Note: In Pyro Fuse Application with channels shorted together, a leakage on a channel causes a fault on all channels.

AN5739 - Rev 5 page 30/79



#### 4.1.5 Leakage test - Low Side pulldown current

LS Leakage test Ipulldown ON on loop under measure, Voltage Regulator Current Monitor circuit: - compare current with a threshold, STG **ISRC** Squib resistance measure (system error < 8%) Vgnd or VBat W 1.1 χN A to D Squib loop 10bit Rsquib driver and EMI low pa Tot err = ±4LSB LSB = 2.5/1024 V 1Ω to 10Ω diagnostic blocks HV analog MUX 3v3 supply **Ipulldown** -WW Squib resistor HIGH 1.1 ak >10KΩno de Rleak <1KΩdetection \_Vref=2v5 ISINK Short to BAT Rleak >10ΚΩno detection Rleak <1ΚΩdetection

Figure 16. Low Side pulldown current - Leakage test

After having verified that no HS/LS leakage is present, it is possible to verify if IPD is correctly working. VRCM is connected to SRx (see the Figure 16) through the LEAK\_CHSEL bits in the LPDIAGREQ register and IPD is switched on for that channel (see the Table 28).

(1) (2) 15 | 14 | 13 | 12:11 | 10 | 9:8 7:4 3:0 15: 0 = low level diagnostic 14: 0 = ISRC = 40 mA RES\_MEAS\_CHSEL | LEAK\_CHSEL 13: 0 = pull-down current off for VRCM 0000 = ch00000 = ch0channel, on for the others \$38 LPDIAGREQ (I) W 0 0001 = ch10001 = ch10 0 00/11 0 11 12, 11: 00/11 = ISRC off for all channels 0010 = ch20010 = ch210: 0 = ISINK off for all channels 0011 = ch30011 = ch39, 8: 11 = VRCM connected to SRx (LEAK\_CHSEL channel) with pull-down current enabled

Table 28. Leakage test, Low Side pulldown current - LPDIAGREQ register

#### Test result

If IPD is working, SRx voltage is equal to VOUT\_VRCM and VRCM shows STG (see the Table 29). If, in this condition, STG is not set, it means that there is something not correctly working in IPD.

AN5739 - Rev 5 page 31/79

<sup>1.</sup> I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

<sup>2.</sup> R = READ, W = WRITE



Table 29. Leakage test, Low Side pulldown current - LPDIAGS	TAT register
---	--------------

					(1)	(2)	15:12	11:8	7	6	5	4	3:0	
5	37 LI	PDIA	GSTA	T		R								19: 0 = low level diagnostic
(3)	19	18	17	16		R								7: 0 = no short between loops
								RES_MEAS_CHSEL	0	1	0	0	LEAK_CHSEL	6: 1 = STG detected
	0	0	0	0										5: 0 = STB not detected
														4: 0 = test on SRx

<sup>1.</sup> I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

Note: In Pyro Fuse Application with channels shorted together, a leakage on a channel causes a fault on all channels.

#### 4.1.6 Short between loops

Supposing the external load is connected, a short to ground flag of SRx or SFx can be read as:

- Short of the pin with SR or SF of another channel, both SR and SF
- Real short of the pin SRx or SFx to GND

Note:

In Pyro Fuse Application with channels shorted together, the short to ground should be a real short of SRx or SFx pin to GND. Moreover, a short to ground on a channel will be present on all the others.

In this test the pulldown current generators are switched off for all channels. If the STG is still present, it means a real STG of the channel under test.

The correspondent set up is done by setting the \$38 LPDIAGREQ properly (see the Table 30):

Table 30. Short between loops - LPDIAGREQ register

	(1)	(2)	15:14	13	12:11	10	9:8	7:4	3:0	
										15: 0 = low level diagnostic
								RES_MEAS_CHSEL	LEAK_CHSEL	14: 0 = ISRC = 40 mA
								0000 = ch0	0000 = ch0	13: 1 = pull-down current off for all
\$38 LPDIAGREQ	(l)	W	0	1	00/11	0	01 or 10	0001 = ch1	0001 = ch1	channels
								0010 = ch2	0010 = ch2	12, 11: 00/11 = ISRC off for all channels
								0011 = ch3	0011 = ch3	10: 0 = ISINK off for all channels 9, 8: 01/10 = VRCM connected to SFx/SRx (LEAK_CHSEL channel)

<sup>1.</sup> I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

2. R = READ, W = WRITE

AN5739 - Rev 5 page 32/79

<sup>2.</sup> R = READ, W = WRITE

<sup>3.</sup> Further bit over the 16 standard.

VRCM (voltage regulator current monitor)



# 4.1.6.1 High Side short to ground

Short between loop
SFi really STG

Short between loop
SFi really STG

Short between loop
SFi really STG

Squib resistance measure
(system error < 8%)

Real Vote and diagnostic blocks

Real Vision awards Muc.

Short between loop
SFi really STG

Squib resistance measure
(system error < 8%)

No squib loop
driver and diagnostic blocks

Real Vision awards Muc.

Short between loop
SFi really STG

Squib resistance measure
(system error < 8%)

No squib loop
driver and diagnostic blocks

No squib loop
driver and diagnostic blocks

Short between loop
SFi really STG

Note = 2.5 10.28

No squib loop
driver and diagnostic blocks

Short between loop
SFi really STG

Note = 2.5 10.28

No squib loop
driver and diagnostic blocks

Short between loop
SFi really STG

Note = 2.5 10.28

No squib loop
driver and diagnostic blocks

Short between loop
SFi really STG

Note = 2.5 10.28

No squib loop
driver and diagnostic blocks

Short between loop
SFi really STG

Note = 2.5 10.28

No squib loop
driver and diagnostic blocks

Short between loop
SFi really STG

Figure 17. High Side short to ground

Ipulldown is OFF for all channels.

The VRCM circuit (see the Figure 17):

- Fixes SFx pin to 2.5 V.
- Reads the current through the SFx pin.
- Compares the current with a threshold.

The result is a STG on SFx.

AN5739 - Rev 5 page 33/79



#### 4.1.6.2 Low Side short to ground

Short between loop
SRi really STG

Signify Reserved
Signi

Figure 18. Low Side short to ground

Ipulldown is OFF for all channels.

The VRCM circuit (see the Figure 18):

- Fixes SRx pin to 2.5 V.
- Reads the current through the SRx pin.
- Compares the current with a threshold.

The result is a STG on SRx.

### 4.1.7 Squib resistance measurements

The IC allows measuring the squib resistance value in the range of 1  $\Omega$  ÷ 10  $\Omega$  with overall 8% precision.

This is a two-step process.

Note: In Pyro Fuse Application with channels shorted together, the squib resistance measurement should be the same on all channels.

AN5739 - Rev 5 page 34/79



#### 4.1.7.1 Squib resistance measurements - First step

1°step squib resistance measure: ISRC = 40mA ISRC SSxy Squib resistance measure (system error < 8%) Vref=2v5 22nl χN A to D Squib loop Rsquib driver and 1Ω to 10Ω diagnostic blocks Gain = 5.25 lpulldown ₩ Squib resistor LOW Short to GND Rleak >10KΩ no detect Rleak <1KΩ detection ISINK Short to BAT

Figure 19. Squib resistance measurements - First step

Through this set-up (see the Figure 19):

- The ISRC is connected to the SFx.
- The squib is correctly connected between SFx and SRx.
- SRx is internally connected to ISINK that is able to sink the current.

The correspondent set up is done by setting the \$38 LPDIAGREQ properly (see the Table 31):

(1) (2) 15 14 13 12:11 10 9:8 7.4 3.0 15: 0 = low level diagnostic 14: 0 = ISRC = 40 mA LEAK\_CHSEL RES\_MEAS\_CHSEL 13: 1 = pull-down current off for all channels 0000 = ch00000 = ch012, 11: 01 = ISRC for RES\_MEAS\_CHSEL, off \$38 LPDIAGREQ | (I) | W | 0 0001 = ch10001 = ch10 1 01 1 00 for the others 0010 = ch20010 = ch210: 1 = ISINK on for RES\_MEAS\_CHSEL, off 0011 = ch30011 = ch3for the others 9, 8: 00 = VRCM not connected

Table 31. Squib resistance measurements (first step) - LPDIAGREQ register

The first step of the measurement is the read out of the voltage between SFx and SRx that is named resistance into ADC addressing.

This parameter is readable by the microcontroller, via 10bit ADC, through a dedicated request.

AN5739 - Rev 5 page 35/79

<sup>1.</sup> I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

<sup>2.</sup> R = READ, W = WRITE



The registers to be read are still the four DIAGCTRL X (see the Table 32).

Table 32. Squib resistance measurements (first step) - DIAGCTRL\_X register


					(1)	(2)	15	14	13	12	11	10	9	8	7	6 5 4 3 2 1 0
	\$			CTRL_X , C, D	-	W	Х	Х	Х	Х	х	Х	x	x	х	ADCREQ_X \$06 = squib x resistance
(3)	19	18	17	16												19: 1 = conversion finished
	1	0	0	ADCREQ_X	-	R	\$0		DCR quib	_		ice		ΑI	DCF	REQ_X 10 bit ADC result

- 1. I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING
- 2. R = READ, W = WRITE
- 3. Further bit over the 16 standard.

Once read the ADC measurement, to obtain the value it is necessary to consider the divider ratio of the ADC. In case of resistance x, it is 1:1.

#### 4.1.7.2 Squib resistance measurements - Second step

Figure 20. Squib resistance measurements - Second step



Through this set-up (see the Figure 20):

- The ISRC is connected to the SRx.
- The squib is correctly connected between SFx and SRx.
- SRx is internally connected to ISINK that is able to sink the current.

The correspondent set up is done by setting the \$38 LPDIAGREQ properly (see the Table 33).

AN5739 - Rev 5 page 36/79

	(1)	(2)	15	14	13	12:11	10	9:8	7:4	3:0	
\$38 LPDIAGREQ	(1)	W	0	0	1	10	1	00	RES_MEAS_CHSEL 0000 = ch0 0001 = ch1 0010 = ch2	LEAK_CHSEL 0000 = ch0 0001 = ch1 0010 = ch2	15: 0 = low level diagnostic  14: 0 = ISRC = 40 mA  13: 1 = pull-down current off for all channels  12, 11: 10 = bypass current on for RES_MEAS_CHSEL channel, off for the others
									0011 = ch3	0011 = ch3	10: 1 = ISINK on for RES_MEAS_CHSEL channel, off for the others  9, 8: 00 = VRCM not connected

Table 33. Squib resistance measurements (second step) - LPDIAGREQ register

The second step of the measurement is the read out of the voltage between SFx and SRx, named resistance into ADC addressing.

This measurement considers the leakage that may be present on the SFx and SRx pins.

As the previous measurement, also this is readable by the microcontroller, via 10 bit ADC, through the same dedicated request.

The registers to be read are still the four DIAGCTRL\_X.

Once read the ADC measurement, to obtain the value it is necessary to consider the divider ratio of the ADC. In case of resistance x, it is 1:1.

In LPDIAGSTAT it is possible to verify on which channel the resistance measurement has been performed (see the Table 34):

					(1)	(2)	15:12	11:8	7:4	3:0	
	\$37 L	PDIA	GSTA	Т		R		RES_MEAS_CHSEL		LEAK_CHSEL	
(3)	19	18	17	16		R		0000 = ch0		0000 = ch0	
								0001 = ch1	Х	0001 = ch1	19: 0 = low level diagnostic
	0	0	0	0				0010 = ch2		0010 = ch2	
								0011 = ch3		0011 = ch3	

Table 34. Squib resistance measurements (second step) - LPDIAGSTAT register

- 1. I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING
- 2. R = READ, W = WRITE
- 3. Further bit over the 16 standard.

Having the microcontroller these two measurements (that are two voltage drops across SF and SR), the squib resistance is so calculated:

$$\Delta V_{OUT} = (SFx - SRx)_1 - (SFx - SRx)_2 \tag{3}$$

$$R_{SQUIB} = \frac{\Delta V_{OUT}}{G * ISRC} \tag{4}$$

With:

- G = 5.25 ± 2% (differential amplifier gain)
- ISRC = 40 mA ± 5%

Immediately after the ADC read-out, ISRC is automatically switched OFF to reduce the power consumption.

AN5739 - Rev 5 page 37/79

<sup>1.</sup> I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

<sup>2.</sup> R = READ, W = WRITE



## **Example:**

- ADC<sub>1ST CONVERSION</sub> = 0b0100111000 = 312
- ADC<sub>2ND CONVERSION</sub> = 0b0010000001 = 129
- $\Delta_{ADC} = 312 129 = 183$

In order to obtain the result in Volt, being the ADC characteristic linear:

$$2.5 V: 1024 = x: \Delta_{ADC} \rightarrow x = \frac{183 * 2.5 V}{1024} = 0.44 V$$
 (5)

In order to obtain resistance value, considering typical factors:

$$R_{SQUIB} = \frac{x}{G*ISRC} = \frac{0.44 \, V}{5.25*40 \, mA} = 2.1 \, \Omega \tag{6}$$

## 4.1.8 High squib resistance diagnostic

The aim of the test is to understand if the squib resistor is below 200  $\Omega$ , between 500  $\Omega$  and 2 k $\Omega$ , or beyond 5 k $\Omega$ 

In case of a very high squib resistance, there is the possibility to set a lower ISRC current, through the ISRC\_CURR\_SEL bit, bit 14 in the \$38 LPDIAGREQ register. In this way, ADC maintains a good dynamic.

The Figure 21, referred to ISRC = 40 mA, is true also in case of ISRC = 8 mA.




Figure 21. High squib resistance diagnostic

Through this set-up (see the Figure 21):

- The ISINK is connected to the SRx.
- The squib is correctly connected between SFx and SRx.
- SRx is internally connected to ISINK that can sink the current.

Note: In Pyro Fuse Application with channels shorted together, the high squib resistance measurement should be the same on all channels.

AN5739 - Rev 5 page 38/79



The correspondent set up is done by setting the \$38 LPDIAGREQ properly (see the Table 35):

Table 35. High squib resistance diagnostic - LPDIAGREQ register

	(1)	(2)	15	14	13	12:11	10	9:8	7:4	3:0	
											15: 0 = low level diagnostic
									RES_MEAS_CHSEL	LEAK_CHSEL	14: 0 = ISRC = 40 mA, 1 = ISRC = 8 mA
									0000 = ch0	0000 = ch0	13: 1 = pull-down current off for all channels
\$38 LPDIAGREQ	(I)	W	0	0/1	1	00/11	1	01	0001 = ch1	0001 = ch1	12, 11: 00/11 = ISRC off for all channels
El Birtorte Q									0010 = ch2	0010 = ch2	10: 1 = ISINK on for RES_MEAS_CHSEL
									0011 = ch3	0011 = ch3	channel, off for the others
											9, 8: 01 = VRCM connected to SFx (LEAK_CHSEL channel)

<sup>1.</sup> I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

ISINK and VRCM have to be addressed to the same channel, that means RES\_MEAS\_CHSEL (bit[7:4]) and LEAK\_CHSEL (bit[3:0]) are equal. If there is a wrong selection in the two fields there is no notice of the mistake. Through this set-up, the VRCM is connected to SFx and ISINK to SRx. Current flowing through SFx is measured and compared with the ISRlow and ISRhigh (6 mA and 0.7 mA respectively) thresholds to identify in which range

• HSR HIGH =  $R_{SquibHigh}$  = 2  $k\Omega \div 5 k\Omega$ 

the resistor measured is.

• HSR LOW =  $R_{SquibLow}$  = 200  $\Omega$  ÷ 500  $\Omega$ 

In case of low resistance value, as with 2  $\Omega$  load, VRCM sees a path from SRx and GND, so STG (very low impedance towards ground) could be detected (see the Table 36).

Read out of these bits has to be done before the next diagnostic request, because these bits are not latched.

Table 36. High squib resistance diagnostic - LPDIAGSTAT register

					(1)	(2)	15:14	13	12	11:8	7	6	5	4	3:0	
\$	37 LF	PDIA	GST	AT		R										19: 0 = low level diagnostic
(3)	19	18	17	16		R										13: 0 = resis < HSR HIGH
																1 = resis > HSR HIGH
								0	1	RES_MEAS_CHSEL	Х	0/1	Х	1	LEAK_CHSEL	12: 0 = resis < HSR LOW
	0	0	0	0												1 = resis < HSR LOW
																6: 1 = STG detected
														4: 1 = VRCM to SFx		

<sup>1.</sup> I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

- 2. R = READ, W = WRITE
- 3. Further bit over the 16 standard.

AN5739 - Rev 5 page 39/79

<sup>2.</sup> R = READ, W = WRITE



## 4.1.9 High Side FET diagnostic

The test is possible only in the diagnostic phase.

Before running this test, VRCM has to be previously validated and leakage tests have to be already performed with no fails found. At this point, the HIGH SIDE FET test can be performed.




Figure 22. High Side FET diagnostic

ISRC and ISINK are kept off and VRCM is connected to SFx (see the Figure 22) through the LEAK\_CHSEL bits in the LPDIAGREQ register (see the Table 37). The High Side FET test is enabled through the SYSDIAGREG register.

(1) (2) 15 14 13 12:11 10 9:8 7.4 3:0 15: 0 = low level diagnostic RES\_MEAS\_CHSEL LEAK\_CHSEL 14: 0 = ISRC = 40 mA 0000 = ch00000 = ch013: 1 = pull-down current off for all channels \$38 LPDIAGREQ (I) W 0 0 1 00/11 0 01 0001 = ch10001 = ch112, 11: 00/11 = ISRC off for all channels 0010 = ch20010 = ch210: 0 = ISINK off for all channels 0011 = ch30011 = ch39. 8: 01 = VRCM connected to SFx (LEAK\_CHSEL channel) \$36 SYSDIAGREQ D W X X X Χ 0 1 1 DSTEST: 0111 = HS FET active Χ Χ

Table 37. High Side FET diagnostic - LPDIAGREQ and SYSDIAGREQ registers

AN5739 - Rev 5 page 40/79

<sup>1.</sup> I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

<sup>2.</sup> R = READ. W = WRITE



#### **Test result**

The High Side FET test turns ON the HS power: if it turns ON correctly, SFx is connected to SSxy which is at VER voltage through the resistor R in parallel to the safing FET.

During the test, the device monitors the current flowing through VRCM.

If the High Side FET works properly, this current exceeds the thresholds  $I_{HSFET}$ , that is 1.8 mA  $\pm$  10%, and the channel is immediately turned off.

In case the current doesn't exceed the limit mentioned, after the time  $T_{FETTIMEOUT}$ , that is 200 µs, the test is terminated, and the output is turned off.

During the T<sub>FETTIMEOUT</sub> period, FET activation is flagged through a bit, FETON, readable via SPI.

In any condition, the current in SFx doesn't exceed  $I_{SVRCM}$  ( $I_{LIM\_SRC}$  = -20 ÷ -10 mA and  $I_{LIM\_SNK}$  = 10 ÷ 20 mA), and during the FET test the energy provided to the squib is limited at  $E_{FETtest}$  (< 170  $\mu$ J).

			(1) (2) 15		15	14:12	11:8	7	6	5	4	3:0		
\$3	37 LF	PDIA	GST	AΤ	R									19: 0 = low level diagnostic
(3)	19	18	17	16	R			RES_MEAS_CHSEL					LEAK_CHSEL	15: 0 = FET off during diagnostic,
								0000 = ch0					0000 = ch0	1 = FET on during diagnostic
						0/1		0001 = ch1	0	0	1	1	0001 = ch1	7: 0 = no short between loops
	0	0	0	0				0010 = ch2					0010 = ch2	6: 0 = STG not detected
								0011 = ch3					0011 = ch3	5: 1 = STB detected
														4: 1 = VRCM connected to SFx

Table 38. High Side FET diagnostic - LPDIAGSTAT register

- 1. I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING
- 2. R = READ, W = WRITE
- 3. Further bit over the 16 standard.

Possible results for High Side FET test are (see the Table 38):

- STB = 1 and STG = 0 → ok.
- STB = 0 or STG = 1 → missing SSxy connection during FET test, or High Side not switched ON, or short to GND during FET test.

STG and STB, after FET test, are latched. They are cleared through a new LPDIAGREQ or a new SYSDIAGREQ.

Note:

- If VRCM is not previously connected to the SFx and the test is run, a dangerous condition could happen.
- In case of SRx shorted to GND, when the HS is turned ON, even if the current flowing through the squib is greater than IHSFET, the HS is not immediately turned off and the current flows through the squib until T<sub>FETTIMEOUT</sub> expires. This could determine an undesired deployment.

AN5739 - Rev 5 page 41/79



## 4.1.10 Low Side FET diagnostic

The test is possible only in the diagnostic phase.

Before running this test, VRCM has to be previously validated and leakage tests have to be already performed with no fails found. At this point, the LOW SIDE FET test can be performed.




Figure 23. Low Side FET diagnostic

ISRC and ISINK are kept off and VRCM is connected to SRx (see the Figure 23) through the LEAK\_CHSEL bits in the LPDIAGREG register (see the Table 39). The Low Side FET test is enabled through the SYSDIAGREG register.

	(1)	(2)	15	14	13	12:11	10	9:8	7:4		3:0	)		
\$38 LPDIAGREQ	(1)	w	0	0	1	00/11	0	10	RES_MEAS_CHSEL 0000 = ch0 0001 = ch1 0010 = ch2 0011 = ch3	00	AK_C 000 = 001 = 010 = 011 =	ch ch	0 1 2	15: 0 = low level diagnostic  14: 0 = ISRC = 40 mA  13: 1 = pull-down current off for all channels  12, 11: 00/11 = ISRC off for all channels  10: 0 = ISINK off for all channels  9, 8: 10 = VRCM connected to SRx (LEAK_CHSEL channel)
\$36 SYSDIAGREQ	D	W	Х	Х	Х	Х	Х	Х		1	0	0	0	DTEST: 1000 = LS FET active

Table 39. Low Side FET diagnostic - LPDIAGREQ and SYSDIAGREQ registers

#### **Test result**

The Low Side FET test turns ON the LS power: if it turns ON correctly, SRx is connected to SGxy.

AN5739 - Rev 5 page 42/79

<sup>1.</sup> I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

<sup>2.</sup> R = READ, W = WRITE



During the test, the device monitors the current flowing through VRCM.

If the Low Side FET works properly, this current exceeds the thresholds  $I_{HSFET}$ , that is 1.8 mA  $\pm$  10%, and the channel is immediately turned off.

In case the current doesn't exceed the limit mentioned, after the time  $T_{FETTIMEOUT}$ , that is 200  $\mu$ s, the test is terminated, and the output is turned off.

During the T<sub>FETTIMEOUT</sub> period, FET activation is flagged through a bit, FETON, readable via SPI.

In any condition, the current in SRx doesn't exceed  $I_{SVRCM}$  ( $I_{LIM\_SRC}$  = -20 ÷ -10 mA and  $I_{LIM\_SNK}$  = 10 ÷ 20 mA), and during the FET test the energy provided to the squib is limited at  $E_{FETtest}$  (< 170  $\mu$ J).

(1) (2) 15 7 6 5 4 14:12 11:8 3:0 R \$37 LPDIAGSTAT 19: 0 = low level diagnostic RES\_MEAS\_CHSEL LEAK\_CHSEL 15: 0 = FET off during diagnostic, R 19 18 17 16 0000 = ch00000 = ch01 = FET on during diagnostic 0/1 0001 = ch10 1 0 0 0001 = ch17: 0 = no short between loops 0010 = ch20010 = ch26: 1 = STG detected 0 0 0 0 0011 = ch30011 = ch35: 0 = STB not detected 4: 0 = VRCM connected to SRx

Table 40. Low Side FET diagnostic - LPDIAGSTAT register

- 1. I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING
- 2. R = READ, W = WRITE
- 3. Further bit over the 16 standard.

Possible results for Low Side FET test are (see the Table 40):

- STB = 0 and STG =  $1 \rightarrow ok$
- STB = 1 or STG = 0 → short to battery in Low Side, or Low Side not switched ON.

STG and STB, after FET test, are latched. They are cleared through a new LPDIAGREQ or a new SYSDIAGREQ.

Note:

- Ground loss (SGxy) is not detected through FET test because there is a diode between SGxy and the substrate.
- If VRCM is not previously connected to the SRx and the test is run, a dangerous condition could happen.
- In case of SFx shorted to SSxy, when the LS is turned ON, even if the current flowing through the squib is
  greater than I<sub>LSFET</sub>, the LS is not immediately turned off and the current flows through the squib until
  T<sub>FETTIMEOUT</sub> expires. This could determine an undesired deployment.
- In case of SRx shorted to SSxy, when the LS is turned ON, even if the current flowing through it is greater than I<sub>LSFET</sub>, the LS not immediately turned off and the current flows until T<sub>FETTIMEOUT</sub> expires. Such a high current could damage the LS power.

AN5739 - Rev 5 page 43/79



## 4.1.11 Loss of ground

This test is based on the voltage of the ground pin, SGxy, during the squib resistor measurement or the High Side driver diagnostic.

Any voltage shift of the SGxy pin over  $V_{SGopen}$ , that is 400 to 800 mV, is considered loss of ground, readable in the LP\_GNDLOSS register (see the Table 41).

Table 41. Loss of ground - LP\_GNDLOSS register

					(1)	(2)	15:4	3	2	1	0	
	\$26 LP_GNDLOSS					R						
(3)	19	18	17	16		R	0	CH3	CH2	CH1	CH0	0 = no loss of ground 1 = loss of ground
	0	0	0	0								1 – 1035 of ground

- 1. I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING
- 2. R = READ, W = WRITE
- 3. Further bit over the 16 standard.

GNDLOSSx is set considering tSGopen filter time (46 to 50 µs) and it is cleared upon read.

Only two GND pins are available, SG01 and SG23. The IC is able to detect GND loss on CHx or CHy basing on the channel selected.

### 4.1.12 Safing FET diagnostic

The aim of the test is to verify the SSxy voltage level.

VSF is turned ON via SPI through the DSTEST bit of the \$36 SYSDIAGREQ register (see the Table 42).

Table 42. Safing FET diagnostic - SYSDIAGREQ register

	(1)	(2)	15:4	3:0
\$36 SYSDIAGREQ	D	\\\	V	DSTEST
\$30 3 TSDIAGNEQ		VV	^	0110 = VSF regulator active

<sup>1.</sup> I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

2. R = READ, W = WRITE

AN5739 - Rev 5 page 44/79



VSF and SSxy voltages are readable by the microcontroller through the ADC converter in the \$3X DIAGCTRL\_x registers (see the Table 43).

(1) (2) 7 6 5 4 3 2 1 0 15 14 13 12 10 ADCREQ X \$36 = SS0\$3X DIAGCTRL\_X \$37 = SS1 Χ XX Χ W Χ Χ Χ Χ Χ X = A, B, C, D\$38 = SS2 \$39 = SS3 \$2A = VSF 18 17 19 16 19: 1 = conversion finished ADCREQ\_X \$36 = SS0 R \$37 = SS1 ADCREQ\_X 1 0 0 ADCREQ\_X 10 bit ADC result \$38 = SS2 \$39 = SS3 \$2A = VSF

Table 43. Safing FET diagnostic - DIAGCTRL\_X register

Once read the ADC measurement, to obtain the voltage value it is necessary to consider the divider ratio of the ADC. In case of SSxy, it is 15:1.

In the Figure 24 a possible solution to perform the test is represented. Such a solution allows performing SAFING FET test only if the external reserve capacitor CER has been charged.

AN5739 - Rev 5 page 45/79

<sup>1.</sup> I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

<sup>2.</sup> R = READ, W = WRITE

<sup>3.</sup> Further bit over the 16 standard.




Figure 24. Safing FET diagnostic

It also requires an external component network and two commands from the microcontroller,  $\mu P\_cmd1$  and  $\mu P\_com2$ . Depending on the status of the VSF (ON or OFF) and on the commands from the microcontroller, the cases described in the Figure 25 can occur.

Figure 25. Safing FET diagnostic - Test cases

AN5739 - Rev 5 page 46/79

In the first case of the Figure 24,  $\mu$ p\_cmd1 =  $\mu$ p\_cmd2 = 1, so the external FET is working in voltage regulator mode (with VSF ON) and the voltage on the SSxy pin is:

$$V_{SSxy} = VSF - V_{CEsat} - V_{DIODE} - V_{GS} - V_{DIODE}$$
 (7)

The expected value read on ADC, depending on all the parameter variations, is in the range of 10 V÷22 V. In the second case, up cmd1=0, up cmd2=1, so the external FET is off and the voltage on the SSxy pin is:

$$V_{SSxy} = V_{CEsat} + (VER - V_{CEsat}) * \frac{100 \Omega}{100 \Omega - 360 \Omega} - V_{DIODE}$$
 (8)

The expected value read on ADC, depending on all the parameter variations, is in the range of 4 V÷7 V. In the third case everything is disabled, so the voltage on SSxy is expected to be close to VER:

$$V_{SSxy} \approx VER - V_{DIODE} \tag{9}$$

In case of an ADC reading out of the expected range, it has to be considered as a faulty condition.

Once  $\mu p_{cmd2} = 1$ , capacitors on the SSxy pins are discharged through 4.7 k $\Omega$  resistor. This requires about 1ms to reach steady state, so a proper time should be elapsed before running the ADC conversion.

Besides, in order to guarantee more safety, it is possible to read the voltage on VDEPLOY net through a voltage divider which is sensed by ADC of the microcontroller.

In order to guarantee redundancy on safing FET enabling, two independent conditions must be verified. The assertion of the two conditions must come from two separate activation logics.

In the solution here presented, the first condition (VSF switch ON) comes from the IC in arming state, while the second one (µp cmd1 asserted) comes from the microcontroller.

In case the ARMING algorithm is run by the microcontroller, the circuit which turns on the safing FET can be removed (both MUN5332DW1 and S1G diode):

- VSF can be connected directly to the FET gate.
- μp cmd1 and μp cmd2 can be used to drive FENH and FENL.

The values of the two resistors could be increased in order to reduce power dissipation.

Two guidances should be followed:

- 1. The resistors should be big enough to avoid to trigger inadvertent deployment due to short to ground/battery.
- 2. The resistors should be low to have a better precision when the ADC read is performed (bigger is the value, bigger is the uncertainty).

For example, 0805 1% thick film resistors can be used, 2 x 221  $\Omega$  and 2 x 110  $\Omega$ .

## 4.1.13 Deployment time diagnostic

The aim of the test is to pass to the microcontroller the deploy time information that the IC has stored with the previous SPI commands.

This test is possible only in DIAG state.

Table 44. Deployment time diagnostic - SYSDIAGREQ register

	(1)	(2)	15:4	3:0
\$36 SYSDIAGREQ	D	\/\	_	DSTEST
\$30 STSDIAGREQ	D	VV	^	1001 = output timing on ARM pin

<sup>1.</sup> I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

2. R = READ, W = WRITE

Once the \$36 SYSDIAGREQ register is set for output timing on the ARM pin check (see the Table 44), even if the test has been performed, it is not possible any modification in the deployment channel configuration (\$06 DCR0, \$07 DCR1, \$08 DCR2, \$09 DCR3 registers).

This feature prevents any modification in the deployment time and deployment current after the test has been performed and, therefore, it is no longer visible by the microcontroller.

AN5739 - Rev 5 page 47/79

To modify again the deployment channel configuration (\$06 DCR0, \$07 DCR1, \$08 DCR2, \$09 DCR3 registers) it is first necessary to change the DSTEST request, and secondly to modify the deployment channel configuration itself as previously done.

#### **Test result**

Once the test is ongoing, a signal 0 V  $\rightarrow$  5 V/3.3 V (depending on VDDQ) is output on the ARM pin, which reports in sequence, from channel 0 to channel 3, the deployment time programmed, with an 8ms delay between each channel. Starting from ch0, the ARM signal is high for the deploy time of ch0; then it remains low until the next pulse corresponding to the channel 1 occurs (8ms delay between each pulse to start); the same happens with channels 2 and 3 (see the Figure 26, Figure 27 and Figure 28).

The microcontroller can test the latest deployment time programmed in the DRCx registers measuring the duration of the high ARM pulse.

If the test is performed on a channel with no deployment time previously configured, the high ARM pulse lasts  $8 \mu s$ .

If the combination time/current deployment programmed for a channel is wrong, then the combination time/current deployment turns back to the default value. In case the deployment time is monitored through the ARM signal, the default one is output.






Figure 26. Deployment time diagnostic sequence

AN5739 - Rev 5 page 48/79



Figure 27. Deployment time - No configuration





AN5739 - Rev 5 page 49/79




Figure 28. Deployment Time

Ch0: depl time=0.5ms, depl curr=1.2A, Ch1: depl time=0.7ms, depl curr=1.2A, Ch2: depl time=2ms, depl curr=1.2A,

Ch3: depl time=2ms, depl curr=1.75A → turns to depl time=0.5ms, depl curr=1.2A

AN5739 - Rev 5 page 50/79



## 4.2 High level diagnostic

The device performs the measurement, as requested by the microcontroller, through the LPDIAGREQ register. Based on the requests from the microcontroller, diagnostics run according to the setups described for the low level mode but each test set up is driven step by step by the IC itself.

The IC timing schedule is selected through the HI\_LEV\_DIAG\_TIME bit in INIT (see the Table 45):

Table 45. High level diagnostic

	(1)	(2)	15	14:11	10	9:8	7:5	4	3:0	
\$01 SYS_CFG	ı	W		X	0	х	X	X	X	10: HI_LEV_DIAG_TIME 0 = short time 1 = long time
\$38 LPDIAGREQ	(1)	W	1	x	X	×	HIGH_LEVEL_DIAG_SEL  000 = no diag selected  001 = VRCM check  010 = leakage check  011 = short between loops check  100 = unused  101 = squib resistance range check  110 = squib res measure  111 = FET test	SQP	LOOP_DIAG_CHSEL 0000 = ch0 0001 = ch1 0010 = ch2 0011 = ch3	15: 1 = high level diagnostic 4: 0 = leakage test on SRx, 1 = leakage test on SFx

<sup>1.</sup> I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

In case of high level diagnostic selection, the IC automatically schedules the preparatory tasks to be eventually run in order to perform the required diagnostic.

The flow chart in the Figure 29 shows the time sequence implemented:

AN5739 - Rev 5 page 51/79

<sup>2.</sup> R = READ, W = WRITE




Figure 29. High level diagnostic flow

AN5739 - Rev 5 page 52/79




The FP bit in the LPDIAGSTAT register is available only in case of high level diagnostic selected. It is stuck at 0 otherwise.

Once a test which requires preliminary measurement phases is selected (i.e. leakage test and FET test), this bit is set if the diagnostic procedure has been stopped because of a fault recorded in such a preliminary step.

Two diagnostic flows are implemented, as shown in the Figure 30 and Figure 31:


Figure 30. High level loop diagnostic flow 1



AN5739 - Rev 5 page 53/79



Figure 31. High level loop diagnostic flow 2



AN5739 - Rev 5 page 54/79



## 4.2.1 VRCM check - High Side

HS FET diagnostic: check VRCM functionality First we use ISRC current generator to check VRCM block ISRC SSx Bypas Squib resistance measure (system error < 8%) WW Vref=2v5 χN A to D Squib loop 10bit Rsquib driver and Tot err = ±4LSB LSB = 2.5/1024 V 1Ωto 10Ω diagnostic blocks HV analog MUX Gain = 5.25 3v3 supply Vgnd or VBat lpulldown Squib resistor HIGH Short to GND Rleak >10ΚΩ no detection Rleak <1ΚΩ detection Squib resistor LOW 11 ISINK Short to BAT Rleak >10KΩ no detection Rleak <1KΩ detection

Figure 32. VRCM check - High Side (Diagnostic)

The correspondent set up (see the Figure 32) is done by setting the \$38 LPDIAGREQ register properly (see the Table 46).

(1) (2) 15 14:8 7:5 3:0 LOOP\_DIAG\_CHSEL 0000 = ch0HIGH\_LEVEL\_DIAG\_SEL 15: 1 = high level diagnostic \$38 LPDIAGREQ (I) 1 0001 = ch1W 1 Х 001 = VRCM Check 4: 1 = leakage test on SFx 0010 = ch20011 = ch3

Table 46. VRCM check, High Side - LPDIAGREQ register

2. R = READ, W = WRITE

AN5739 - Rev 5 page 55/79

<sup>1.</sup> I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING



The result of the diagnostic is readable in the \$37 LPDIAGSTAT register (see the Table 47) and shown in the Figure 33:

Table 47. VRCM check, High Side - LPDIAGSTAT register

		(1) (2) 15:12					15:12	11:8	7	6	5	4	3:0	
\$3	37 LF	LPDIAGSTAT		ΛT.		R							LEAK CHSEL	19: 1 = high level diagnostic
(3)	19	18	17	16		R		HIGH_LEVEL_DIAG_SEL  0001 = VRCM Check					-0000 = ch0	18: 1 = high level diag is running
							Х		0	0	1	1	0001 = ch1	7: 0 = no short between loops 6: 0 = STG not detected
	1	0/1	0	0									0010 = ch2	5: 1 = STB detected
													0011 = ch3	4: 1 = leakage test on SFx

- 1. I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING
- 2. R = READ, W = WRITE
- 3. Further bit over the 16 standard.

Figure 33. VRCM check - High Side waveform (Diagnostic)

VRCM check, once required, is not run one shot on both HS and LS, but the microcontroller selects through the SQP bit the High Side or the Low Side.

AN5739 - Rev 5 page 56/79



#### 4.2.2 VRCM check - Low Side

LS FET diagnostic: check VRCM functionality Second we use ISINK current generator to check VRCM block ISRC Bypass Squib resistance measure (system error < 8%) Vgnd or VBat -WW χN A to D Squib loop driver and Rsquib Tot err = ±4LSB LSB = 2.5/1024 V 1Ω to 10Ω diagnostic blocks HV analog MUX Gain = 5.25 3v3 supply Vgnd or VBat Ipulldown Squib resistor HIGH Short to GND Rleak >10KΩ no detection Rleak <1KΩ detection Squib resistor LOW ISINK

Figure 34. VRCM check - Low Side (Diagnostic)

The correspondent set up (see the Figure 34) is done by setting the \$38 LPDIAGREQ register properly (see the Table 48).

(1) (2) 15 14:8 LOOP\_DIAG\_CHSEL 0000 = ch0HIGH\_LEVEL\_DIAG\_SEL 15: 1 = high level diagnostic \$38 LPDIAGREQ 0 0001 = ch1**(l)** W 1 Х 001 = VRCM Check 4: 0 = leakage test on SRx 0010 = ch20011 = ch3

Table 48. VRCM check, Low Side - LPDIAGREQ register

2. R = READ, W = WRITE

Being ISRC and VRCM connected to SFx, if VRCM works correctly, short to battery, readable in the \$37 LPDIAGSTAT register, is asserted for the channel selected (see the Table 49).

AN5739 - Rev 5 page 57/79

<sup>1.</sup> I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING



	(1) (2) 15:12					(2)	15:12	11:8	7	6	5	4	3:0	
\$	\$37 LPDIAGSTAT		ΑT		R							LEAK CHSEL	19: 1 = high level diagnostic	
(3)	19	18	17	16		R							0000 = ch0	18: 1 = high level diag is running
							X	HIGH_LEVEL_DIAG_SEL	0	1	0	0	0001 = ch1	7: 0 = no short between loops
	1	0/1	0	0				0001 = VRCM Check					0010 = ch2	6: 1 = STG detected
	•	0, 1											0011 = ch3	5: 0 = STB not detected
														4: 0 = leakage test on SRx


Table 49. VRCM check, Low Side - LPDIAGSTAT register

- 1. I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING
- 2. R = READ, W = WRITE
- 3. Further bit over the 16 standard.

VRCM check, once required, is not run one shot on both HS and LS, but the microcontroller selects through the SQP bit the High Side or the Low Side.

### 4.2.3 Leakage test - High Side

Figure 35. Leakage test - High Side (Diagnostic)



The correspondent set up (see the Figure 35) is done by setting the \$38 LPDIAGREQ register properly (see the Table 50).

AN5739 - Rev 5 page 58/79



	(1)	(2)	15	14:8	7:5	4	3:0	
							LOOP_DIAG_CHSEL	
\$38 LPDIAGREQ	(1)	W	1	X	HIGH_LEVEL_DIAG_SEL 010 = leakage test	1	0000 = ch0 $0001 = ch1$ $0010 = ch2$	15: 1 = high level diagnostic 4: 1 = leakage test on SFx

Table 50. Leakage test, High Side - LPDIAGREQ register

0011 = ch3

The result of the diagnostic is readable in the \$37 LPDIAGSTAT register (see the Table 51):

(1) (2) 15:12 11:8 7 6 5 4 3:0 \$37 LPDIAGSTAT R 19: 1 = high level diagnostic 18: 1 = high level diag is running 19 18 17 16 R LEAK\_CHSEL 16: 0 = no fault before test 0000 = ch0HIGH\_LEVEL\_DIAG\_SEL 15: 0 = FET off during diagnostic 0 0 0 1 0001 = ch1Χ 0010 = LEAKAGE Check 7: 0 = no short between loops 0010 = ch21 0/1 0 0 6: 0 = STG not detected 0011 = ch35: 0 = STB not detected 4: 1 = leakage test on SFx

Table 51. Leakage test, High Side - LPDIAGSTAT register

- 1. I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING
- 2. R = READ, W = WRITE
- 3. Further bit over the 16 standard.

Depending on the value of the capacitors mounted on the ECU, the same high level diagnostic can be performed setting the HI\_LEV\_DIAG\_TIME bit in order to increase the time of the internal diagnostic finite state machine operation (see the Figure 36 and Figure 37).

AN5739 - Rev 5 page 59/79

<sup>1.</sup> I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

<sup>2.</sup> R = READ, W = WRITE





Figure 36. Leakage check - High Side waveform, short time (Diagnostic)





This bit can be written only in INIT state.

In case HI\_LEV\_DIAG\_TIME has to be written, the microcontroller should do it before the RST activation after the initial 500 ms are expired.

AN5739 - Rev 5 page 60/79



This timeout could be disabled through bit WD1\_TOVR in the \$01 SYS\_CFG register (see the Table 52).

Table 52. Leakage test, High Side - SYS\_CFG register


	(1)	(2)	15:13	12	11	10	9:1	0	
									10: HI_LEV_DIAG_TIME
									0 = short time
\$01 SYS_CFG	1	W		X		1		1	1 = long time
									0: WD1_TOVR
									1 = timeout disabled

<sup>1.</sup> I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

Note: In Pyro Fuse Application with channels shorted together, a leakage on a channel causes a fault on all the channels.

## 4.2.4 Leakage test - Low Side

Figure 38. Leakage test - Low Side (Diagnostic)



The correspondent set up (see the Figure 38) is done by setting the \$38 LPDIAGREQ register properly (see the Table 53).

AN5739 - Rev 5 page 61/79

<sup>2.</sup> R = READ, W = WRITE



Table 53.	Leakage	test, I	Low S	ide - L	.PDIA	AGREQ	register
-----------	---------	---------	-------	---------	-------	-------	----------

	(1)	(2)	15	14:8	7:5	4	3:0	
\$38 LPDIAGREQ	(1)	W	1	Х	HIGH_LEVEL_DIAG_SEL 010 = leakage test	0	LOOP_DIAG_CHSEL  0000 = ch0  0001 = ch1  0010 = ch2  0011 = ch3	15: 1 = high level diagnostic 4: 0 = leakage test on SRx

<sup>1.</sup> I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

The result of the diagnostic is readable in the \$37 LPDIAGSTAT register (see the Table 54).

Table 54. Leakage test, Low Side - LPDIAGSTAT register

					(1)	(2)	15:12	11:8	7	6	5	4	3:0	
(3)	19 19	18 0/1	3ST/ 17 0	AT 16		R R	×	HIGH_LEVEL_DIAG_SEL 0010 = leakage test	0	0	0	0	LEAK_CHSEL 0000 = ch0 0001 = ch1 0010 = ch2	<ul> <li>19: 1 = high level diagnostic</li> <li>18: 1 = high level diag is running</li> <li>7: 0 = no short between loops</li> <li>6: 0 = STG not detected</li> </ul>
	·	<b>.</b>											0011 = ch3	5: 0 = STB not detected 4: 0 = leakage test on SRx

<sup>1.</sup> I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

In Pyro Fuse Application with channels shorted together, a leakage on a channel causes a fault on all the

Note:

channels.

#### 4.2.5 Short between loops

The correspondent set up is done by setting the \$38 LPDIAGREQ properly (see the Table 55).

Table 55. Short between loops - LPDIAGREQ register

(1	1)	(2)	15	14:8	7:5	4	3:0	
\$38 LPDIAGREQ (I	1)	W	1	X	HIGH_LEVEL_DIAG_SEL 011 = short between loop	0/1	LOOP_DIAG_CHSEL 0000 = ch0 0001 = ch1 0010 = ch2 0011 = ch3	15: 1 = high level diagnostic 4: 0/1 = leakage test on SRx/SFx

<sup>1.</sup> I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

AN5739 - Rev 5 page 62/79

<sup>2.</sup> R = READ, W = WRITE

<sup>2.</sup> R = READ, W = WRITE

<sup>3.</sup> Further bit over the 16 standard.

<sup>2.</sup> R = READ, W = WRITE



The result of the diagnostic is readable in the \$37 LPDIAGSTAT register (see the Table 56).

(1)	(2)	15:12	11:8	7	6	5	4	3:0	
	R							LEAK CHSEL	19: 1 = high level diagnostic
	Ъ							LLAN_CHOLL	18: 1 = high level diag is run

Table 56. Short between loops - LPDIAGSTAT register


					(1)	(2)	15:12	11:8	7	6	5	4	3:0	
	\$37 L	PDIA	GSTA	ΑT		R							LEAK CHSEL	19: 1 = high level diagnostic
(3	19	18	17	16		R							0000 = ch0	18: 1 = high level diag is running
							X	HIGH_LEVEL_DIAG_SEL	0	0	0	0/1	0001 = ch1	7: 0 = no short between loops
	1	0/1	0	0				0011 = short between loop					0010 = ch2	6: 0 = STG not detected
	'	0/1		U									0011 = ch3	5: 0 = STB not detected
													0011 0110	4: 0/1 = leakage test on SRx/SFx

- 1. I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING
- R = READ, W = WRITE
- 3. Further bit over the 16 standard.

Note: In Pyro Fuse Application with channels shorted together, the short to ground should be a real short of SRx or SFx pin to GND. Moreover, a short to ground on a channel will be present on all the others.

#### 4.2.6 Squib resistance range

Figure 39. Squib resistance range (Diagnostic)



The correspondent set up (see the Figure 39) is done by setting the \$38 LPDIAGREQ register properly (see the Table 57).

AN5739 - Rev 5 page 63/79



Table 57. Squ	ib resistance	range - LPDI	AGREQ register
---------------	---------------	--------------	----------------

	(1)	(2)	15	14:8	7:5	4	3:0	
\$38 LPDIAGREQ	(1)	W	1	X	HIGH_LEVEL_DIAG_SEL  101 = squib res range	1	LOOP_DIAG_CHSEL  0000 = ch0  0001 = ch1  0010 = ch2  0011 = ch3	15: 1 = high level diagnostic 4: 1 = leakage test on SFx

<sup>1.</sup> I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

The result of the diagnostic in case of **2** Ω squib is readable in the \$37 LPDIAGSTAT register (see the Table 58).

Table 58. Squib resistance range - LPDIAGSTAT register

					(1)	(2)	15	14	13	12	11:8	7	6	5	4	3:0	
\$3	37 LF	PDIA	GST	AT		R											19: 1 = high level diagnostic
(3)	19	18	17	16		R	0	X	0	1	HIGH_LEVEL_DIAG_SEL 0101 = squib res range check	0	1	0	1	LEAK_CHSEL 0000 = ch0 0001 = ch1	<ul> <li>18: 0 = high level diag not running</li> <li>13: 0 = res meas &lt; HSR high</li> <li>12: 1 = res meas &lt; HSR low</li> <li>7: 0 = no short between loops</li> </ul>
	1	0/1	0	0							·					0010 = ch2 0011 = ch3	6: 1 = STG detected 5: 0 = STB not detected 4: 1 = leakage test on SFx

<sup>1.</sup> I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

- 2. R = READ, W = WRITE
- 3. Further bit over the 16 standard.

The results could be the following:

- STG = 1 → the squib has a very low resistive value.
- SQP =  $1 \rightarrow VRCM$  is connected to the High Side.

Note: In Pyro Fuse Application with channels shorted together, the high squib resistance measurement should be the same on all the channels.

#### 4.2.7 Squib resistance measurement

The IC allows measuring the squib resistance value in the range of 1  $\div$  10  $\Omega$  with overall 8% precision.

Two steps of the measurement, described in the Figure 40 and Figure 41, are managed by the IC, which also makes ADC conversion results available.

Note: In Pyro Fuse Application with channels shorted together, the squib resistance measurement should be the same on all the channels.

AN5739 - Rev 5 page 64/79

<sup>2.</sup> R = READ, W = WRITE





Figure 40. Squib resistance measurement - First step (Diagnostic)

Figure 41. Squib resistance measurement - Second step (Diagnostic)



AN5739 - Rev 5 page 65/79

The correspondent set up is done by setting the \$38 LPDIAGREQ properly (see the Table 59):

	(1)	(2)	15	14:8	7:5	4	3:0	
\$38 LPDIAGREQ	(1)	W	1	X	HIGH_LEVEL_DIAG_SEL  110 = squib res meas	х	LOOP_DIAG_CHSEL 0000 = ch0 0001 = ch1	15: 1 = high level diagnostic
							0010 = ch2 0011 = ch3	

<sup>1.</sup> I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

The IC triggers at the end of each step above an ADC conversion. Once the high level diagnostic has been performed, results of ADC conversions have to be read in the registers \$3C, \$3D DIAGCTRL\_x by selection of SQUIB resistance measurement (bit [6:0] = \$06).

The result of the first conversion,  $ADC_{1ST\ CONVERSION}$ , is stored in \$3C DIAGCTRL\_C. Instead, the result of the second conversion,  $ADC_{2ND\ CONVERSION}$ , is stored in \$3D DIAGCTRL\_D.

Once read the ADC measurement, to obtain the value it is necessary to consider the divider ratio of the ADC. In case of resistance x, it is 1:1.

Being two measurements, the squib resistance is so calculated:

$$\Delta V_{OUT} = (SFx - SRx)_1 - (SFx - SRx)_2 \tag{10}$$

$$R_{SQUIB} = \frac{\Delta V_{OUT}}{G * ISRC} \tag{11}$$

With:

- $G = 5.25 \pm 2\%$  (differential amplifier gain)
- ISRC = 40 mA ± 5%

### Example:

- ADC<sub>1ST CONVERSION</sub> = 0b0100111000 = 312
- ADC<sub>2ND CONVERSION</sub> = 0b0010000001 = 129
- $\Delta_{ADC} = 312 129 = 183$

In order to obtain the result in Volt, being the ADC characteristic linear:

$$2.5 V: 1024 = x: \Delta_{ADC} \rightarrow x = \frac{183 * 2.5 V}{1024} = 0.44 V$$
 (12)

In order to obtain resistance value, considering typical factors:

$$R_{SQUIB} = \frac{x}{G*ISRC} = \frac{0.44 \, V}{5.25*40 \, mA} = 2.1 \, \Omega \tag{13}$$

AN5739 - Rev 5 page 66/79

<sup>2.</sup> R = READ, W = WRITE



## 4.2.8 High Side FET diagnostic

The test is possible only in the diagnostic phase.

Before running this test, the IC validates VRCM, then performs leakage test and in case of no failures, High Side FET test is performed.




Figure 42. High Side FET test (Diagnostic)

The correspondent set up (see the Figure 42) is done by setting the \$38 LPDIAGREQ and \$36 SYSDIAGREQ registers (see the Table 60).

	(1)	(2)	15	14:8	7:5	4	3:0	
\$38 LPDIAGREQ	(1)	W	1	X	RES_MEAS_CHSEL  111 = FET test	SQP 1	LOOP_DIAGCHSEL 0000 = ch0 0001 = ch1 0010 = ch2 0011 = ch3	15: 1 = high level diagnostic 4: 1 = leakage test on SFx
\$36 SYSDIAGREQ	D	W	Х	Х			0 1 1 1	DSTEST: 0111 = HS FET test active

Table 60. High Side FET diagnostic - LPDIAGREQ and SYSDIAGREQ registers

The High Side FET test turns ON the HS power: if it turns ON correctly, SFx is connected to SSxy which is at VER voltage through the resistor R in parallel to the safing FET.

During the test, the device monitors the current flowing through VRCM.

If the High Side FET works properly, this current exceeds the thresholds  $I_{HSFET}$ , that is 1.8 mA  $\pm$  10%, and the channel is immediately turned off.

AN5739 - Rev 5 page 67/79

<sup>1.</sup> I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

<sup>2.</sup> R = READ, W = WRITE



In case the current does not exceed the limit mentioned, after the time  $T_{FETTIMEOUT}$ , that is 200  $\mu$ s, the test is terminated, and the output is turned off.

The result of the diagnostic is readable in the \$37 LPDIAGSTAT register (see the Table 61. High Side FET diagnostic - LPDIAGSTAT register):

Table 61. High Side FET diagnostic - LPDIAGSTAT register

		(1)	(2)	15	14:12	11:8	7	6	5	4	3:0				
\$37 LPDIAGSTAT		37 LPDIAGSTAT R								19: 1 = high level diagnostic					
(3)	19	18	17	16		R								LEAK_CHSEL	18: 1 = high level diag is running
									RES_MEAS_CHSEL					0000 = ch0	15: 1 = FET on during diagnostic
							0/1	Х		0	0	1	1	0001 = ch1	7: 0 = no short between loops
	1	0/1	0	0					0111 = FET test					0010 = ch2	6: 0 = STG not detected
														0011 = ch3	5: 1 = STB detected
															4: 1 = leakage test on SFx

<sup>1.</sup> I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

- 2. R = READ, W = WRITE
- 3. Further bit over the 16 standard.

Possible results for High Side FET test are:

- STB = 1 and STG = 0 → ok.
- STB = 0 or STG = 1 → missing SSxy connection during FET test, or High Side not switched ON, or short to GND during FET test.

STG and STB, after FET test, are latched. They are cleared through a new LPDIAGREQ or a new SYSDIAGREQ.

AN5739 - Rev 5 page 68/79



#### 4.2.9 Low Side FET diagnostic

Before running this test, IC validates VRCM, then performs leakage test and in case of no failures, Low Side FET test is performed.




Figure 43. Low Side FET test (Diagnostic)

The correspondent set up (see the Figure 43) is done by setting the \$38 LPDIAGREQ and \$36 SYSDIAGREQ registers (see the Table 62).

(2) 15 14:8 7:5 4 3:0 LOOP\_DIAG\_\_CHSEL 0000 = ch0RES\_MEAS\_CHSEL SQP 15: 1 = high level diagnostic \$38 LPDIAGREQ (I) W 1 Χ 0001 = ch1111 = FET test 0 4: 0 = leakage test on SRx 0010 = ch20011 = ch3\$36 SYSDIAGREQ 1 DSTEST: 1000 = LS FET test active D Χ Χ 0 0

Table 62. Low Side FET diagnostic - LPDIAGREQ and SYSDIAGREQ registers

Low Side FET test turns ON the Low Side. If the Low Side turns ON correctly, SRx is connected to SGxy. During the test, the device monitors the current flowing through VRCM.

If the FET works properly, this current exceeds the thresholds  $I_{LSFET}$ , that is 450  $\mu$ A  $\pm$  10%, and the channel is immediately turned off.

In case the current doesn't exceed the limit mentioned, after the time  $T_{FETTIMEOUT}$ , that is 200  $\mu$ s, the test is terminated, and the output is turned off.

AN5739 - Rev 5 page 69/79

<sup>1.</sup> I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

<sup>2.</sup> R = READ, W = WRITE



The result of the diagnostic is readable in the \$37 LPDIAGSTAT register (see the Table 63).

Table 63. Low Side FET diagnostic - LPDIAGSTAT register

				(1)	(2)	15	14:12	2 11:8		6	5	4	3:0		
\$	37 LI	PDIA	GSTA	λT		R									19: 1 = high level diagnostic
(3)	19	18	17	16		R								LEAK_CHSEL	18: 1 = high level diag is running
									RES_MEAS_CHSEL 0111 = FET test					0000 = ch0	15: 1 = FET on during diagnostic
							0/1	Х		0	1	0	0	0001 = ch1	7: 0 = no short between loops
	1	0/1	0	0					UTIT - FET test					0010 = ch2	6: 1 = STG detected
														0011 = ch3	5: 0 = STB not detected
															4: 0 = leakage test on SRx

- 1. I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING
- 2. R = READ, W = WRITE
- 3. Further bit over the 16 standard.

Possible results for Low Side FET test are:

- STB = 0 and STG = 1 → ok
- STB = 1 or STG =  $0 \rightarrow$  short to battery in Low Side, or Low Side not switched ON.

STG & STB, after FET test, are latched. They are cleared through a new LPDIAGREQ or a new SYSDIAGREQ.

AN5739 - Rev 5 page 70/79



## 5 Optimized application circuit

In the scenario of only one channel deployment (see the Figure 44), the application can be further simplified by:

- Removing the Energy Reserve capacitor.
- Removing the ERBOOST components (inductor, diode and capacitor). The ERBOOST regulator should be disabled by SPI setting to 0 the ER\_BST\_EN bit in the SYS\_CTL register.
- Removing the External Safing FET.
- Connecting the SSxy directly to battery.
- Not using GPO drivers.
- Not using DC Sensor interface.
- Not using Remote Sensor interface.
- Not using ISO9141 interface.

In this case there is a consistent reduction in BOM cost (see the Table 64), paying a loss in Safety level.




Figure 44. Optimized application circuit

AN5739 - Rev 5 page 71/79



Table 64. Simplified BOM

Component	Тур	Unit	Requirement	Notes
C1	100	nF	50 V	Input capacitor (unprotected battery)
C2	2.2	μF	50 V	Input capacitor (protected battery)
C6	10	nF	25 V	VBATMON capacitor
C7	100	nF	50 V	VDD5 input capacitor
C8	10	μF	35 V	VDD5 output capacitor
C9	10	μF	35 V	VDD3V3 output capacitor
C10	100	nF	50 V	CVDD output capacitor
C18, C19	10	nF	25 V	SSxy capacitor
C20 ÷ C23	22	nF	25 V	SFx capacitor
C24 ÷ C27	22	nF	25 V	SRx capacitor
D1	2	Α	-	Reverse battery protection
D3	1	Α	-	WAKEUP diode
R2	1	kΩ	100 mW	VBATMON current limit resistor
R3	3	kΩ	250 mW	VDD5 pull-up resistor
R4	1.5	kΩ	100 mW	VDD5 pull-down
Q1	1	Α	-	VDD5 external pnp transistor
Q4	-	-	-	WDT/TM switch, see Section 3.3.1

AN5739 - Rev 5 page 72/79



## **Revision history**

Table 65. Document revision history

Date	Version	Changes
11-Nov-2021	1	Initial release.
03-Dec-2021	2	Updated Figure 44. Optimized application circuit.
17-Apr-2023	3	Updated Section 3.3.1 With Watchdog Service routine disabled and Section 4.1.12 Safing FET diagnostic.  Minor text changes.
20-May-2024	4	Updated Figure 1. Pyro Fuse application circuit, Figure 31. High level loop diagnostic flow 2 and Figure 44. Optimized application circuit.  Minor text changes in Table 13. Deployment SPI sequence with Watchdog routine, Table 64. Simplified BOM and Section 4.2.3: Leakage test - High Side.
22-Jul-2025	5	Figure 1. Pyro Fuse application circuit, Figure 6. Watchdog override signal and Figure 44. Optimized application circuit updated; Table 64 updated.

AN5739 - Rev 5 page 73/79



## **Contents**

1	Des	cription		2						
	1.1	Main fe	eatures	2						
	1.2	Applica	ation overview	3						
2	Dev	ice conf	figuration	4						
	2.1	Unuse	d functions	4						
3	Dep	loymen	t	5						
	3.1	Deployment requirement								
		3.1.1	Diagnostic state	7						
		3.1.2	Safing state	8						
		3.1.3	Arming state	8						
		3.1.4	Deployment driver	9						
	3.2	Deploy	yment driver protection	. 11						
	3.3	Deploy	yment driver examples	. 11						
		3.3.1	With Watchdog Service routine disabled	. 12						
		3.3.2	With Watchdog Service routine enabled	. 15						
		3.3.3	Deployment waveforms	. 18						
	3.4	Arming	g command after deployment command	. 19						
4	Diag	jnostic.		.20						
	4.1	Low le	vel diagnostic	.21						
		4.1.1	High voltage leak test, oxide isolation IC-car chassis	. 22						
		4.1.2	VRCM test validation	. 23						
		4.1.3	Leakage test - High Side	. 27						
		4.1.4	Leakage test - Low Side	. 29						
		4.1.5	Leakage test - Low Side pulldown current	. 31						
		4.1.6	Short between loops	. 32						
		4.1.7	Squib resistance measurements	. 34						
		4.1.8	High squib resistance diagnostic							
		4.1.9	High Side FET diagnostic							
		4.1.10	Low Side FET diagnostic							
		4.1.11	Loss of ground							
		4.1.12	Safing FET diagnostic							
		4.1.13	Deployment time diagnostic							
	4.2		evel diagnostic							
		4.2.1	VRCM check - High Side							
		4.2.2	VRCM check - Low Side	. 57						



Rev	vision history		73
5	Optimized a	application circuit	71
	4.2.9	Low Side FET diagnostic	69
	4.2.8	High Side FET diagnostic	67
	4.2.7	Squib resistance measurement	64
	4.2.6	Squib resistance range	63
	4.2.5	Short between loops	62
	4.2.4	Leakage test - Low Side	61
	4.2.3	Leakage test - High Side	58



## **List of tables**

Table 1.	Unused functions management	. 4
Table 2.	DCR_x register	. 5
Table 3.	DSR_x register	
Table 4.	LPDIAGREQ register - LEAK_CHSEL bits	. 7
Table 5.	SYSDIAGREQ register - DSTEST bits	. 7
Table 6.	SYS_CSF register - SAFESEL bit	. 8
Table 7.	LOOP_MATRIX_ARMx registers	. 8
Table 8.	DEPCOM register – CHxDEPREG bit	. 9
Table 9.	SPIDEPEN register	. 9
Table 10.	Global Status Word (GSW)	
Table 11.	DEPOK bit in GSW	11
Table 12.	Deployment SPI sequence without Watchdog routine	12
Table 13.	Deployment SPI sequence with Watchdog routine	
Table 14.	Deploy event with Arming command after SPI deployment command	
Table 15.	Low level diagnostic	
Table 16.	High voltage leak test, oxide isolation IC-car chassis - LPDIAGREQ register	
Table 17.	High voltage leak test, oxide isolation IC-car chassis - DIAGCTRL_X registers	
Table 18.	VRCM test validation (first step) - LPDIAGREQ register	
Table 19.	VRCM test validation (first step) - LPDIAGSTAT register	
Table 20.	VRCM test validation (second step) - LPDIAGREQ register	
Table 21.	VRCM test validation (second step) - LPDIAGSTAT register	
Table 22.	Leakage test, High Side - LPDIAGREQ register	
Table 23.	Leakage test, High Side - DIAGCTRL_X register	
Table 24.	Leakage test, High Side - LPDIAGSTAT register	
Table 25.	Leakage test, Low Side - LPDIAGREQ register	
Table 26.	Leakage test, Low Side - DIAGCTRL_X register	
Table 27.	Leakage test, Low Side - LPDIAGSTAT register	
Table 28.	Leakage test, Low Side pulldown current - LPDIAGREQ register	
Table 29.	Leakage test, Low Side pulldown current - LPDIAGNEQ register	
Table 30.	Short between loops - LPDIAGREQ register	
Table 31.	Squib resistance measurements (first step) - LPDIAGREQ register	
Table 31.	Squib resistance measurements (first step) - DIAGCTRL_X register	
Table 33.	Squib resistance measurements (second step) - LPDIAGREQ register	
Table 34.	Squib resistance measurements (second step) - LPDIAGSTAT register	
Table 35.	High squib resistance diagnostic - LPDIAGREQ register	
Table 36.	High squib resistance diagnostic - LPDIAGSTAT register	
Table 37.	High Side FET diagnostic - LPDIAGREQ and SYSDIAGREQ registers	
Table 38.	High Side FET diagnostic - LPDIAGSTAT register	
Table 39.	Low Side FET diagnostic - LPDIAGREQ and SYSDIAGREQ registers	
Table 40.	Low Side FET diagnostic - LPDIAGSTAT register	
Table 41.	Loss of ground - LP_GNDLOSS register	
Table 42.	Safing FET diagnostic - SYSDIAGREQ register	
Table 43.	Safing FET diagnostic - DIAGCTRL_X register	
Table 44.	Deployment time diagnostic - SYSDIAGREQ register	
Table 45.	High level diagnostic	
Table 46.	VRCM check, High Side - LPDIAGREQ register	
Table 47.	VRCM check, High Side - LPDIAGSTAT register	
Table 48.	VRCM check, Low Side - LPDIAGREQ register	
Table 49.	VRCM check, Low Side - LPDIAGSTAT register	
Table 50.	Leakage test, High Side - LPDIAGREQ register	
Table 51.	Leakage test, High Side - LPDIAGSTAT register	59
Table 52.	Leakage test, High Side - SYS_CFG register	61
Table 53.	Leakage test, Low Side - LPDIAGREQ register	62

AN5739 - Rev 5

## **AN5739**





Table 54.	Leakage test, Low Side - LPDIAGSTAT register	62
Table 55.	Short between loops - LPDIAGREQ register	62
Table 56.	Short between loops - LPDIAGSTAT register	63
Table 57.	Squib resistance range - LPDIAGREQ register	64
Table 58.	Squib resistance range - LPDIAGSTAT register	64
Table 59.	Squib resistance measurement - LPDIAGREQ register	66
Table 60.	High Side FET diagnostic - LPDIAGREQ and SYSDIAGREQ registers	67
Table 61.	High Side FET diagnostic - LPDIAGSTAT register	68
Table 62.	Low Side FET diagnostic - LPDIAGREQ and SYSDIAGREQ registers	69
Table 63.	Low Side FET diagnostic - LPDIAGSTAT register	70
Table 64.	Simplified BOM	72
Table 65.	Document revision history	73



# **List of figures**

Figure 1.	Pyro Fuse application circuit	. 3
Figure 2.	System operating state diagram	
Figure 3.	High Side and Low Side squib enable	. 7
Figure 4.	Deployment driver control logic	. 9
Figure 5.	Deployment Enable/Disable	10
Figure 6.	Watchdog override signal	12
Figure 7.	Deployment waveforms, VER = 33 V	18
Figure 8.	Deployment waveforms, VER = 24 V	18
Figure 9.	Deploy event with Arming command after SPI deployment command	19
Figure 10.	Squib diagnostic blocks	20
Figure 11.	High voltage leak test, oxide isolation IC-car chassis	22
Figure 12.	VRCM test validation - First step	24
Figure 13.	VRCM test validation - Second step	25
Figure 14.	Leakage test - High Side	27
Figure 15.	Leakage test - Low Side	29
Figure 16.	Low Side pulldown current - Leakage test	31
Figure 17.	High Side short to ground	
Figure 18.	Low Side short to ground	34
Figure 19.	Squib resistance measurements - First step	
Figure 20.	Squib resistance measurements - Second step	
Figure 21.	High squib resistance diagnostic	
Figure 22.	High Side FET diagnostic.	
Figure 23.	Low Side FET diagnostic	
Figure 24.	Safing FET diagnostic	
Figure 25.	Safing FET diagnostic - Test cases	
Figure 26.	Deployment time diagnostic sequence	
Figure 27.	Deployment time - No configuration	
Figure 28.	Deployment Time	
Figure 29.	High level diagnostic flow	
Figure 30.	High level loop diagnostic flow 1	
Figure 31.	High level loop diagnostic flow 2	
Figure 32.	VRCM check - High Side (Diagnostic)	
Figure 33.	VRCM check - High Side waveform (Diagnostic)	
Figure 34.	VRCM check - Low Side (Diagnostic)	
Figure 35.	Leakage test - High Side (Diagnostic)	
Figure 36.	Leakage check - High Side waveform, short time (Diagnostic)	
Figure 37.	Leakage check - High Side waveform, long time (Diagnostic)	
Figure 38.	Leakage test - Low Side (Diagnostic)	
Figure 39.	Squib resistance range (Diagnostic)	
Figure 40.	Squib resistance measurement - First step (Diagnostic)	
Figure 41.	Squib resistance measurement - Second step (Diagnostic)	
Figure 42.	High Side FET test (Diagnostic)	
Figure 43.	Low Side FET test (Diagnostic).	
Figure 44.		71

AN5739 - Rev 5 page 78/79



#### **IMPORTANT NOTICE - READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice.

In the event of any conflict between the provisions of this document and the provisions of any contractual arrangement in force between the purchasers and ST, the provisions of such contractual arrangement shall prevail.

The purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

The purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of the purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

If the purchasers identify an ST product that meets their functional and performance requirements but that is not designated for the purchasers' market segment, the purchasers shall contact ST for more information.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2025 STMicroelectronics – All rights reserved

AN5739 - Rev 5 page 79/79