



L9679P Cut-off Battery and Pyro Fuse

Introduction

This document explains the features and benefits of the L9679P device in order to be used in the Pyro Fuse application: the device activates the Pyro Fuse that disconnects a battery from an electrical system, so that the battery will not become a source of ignition.

The main features are the flexible configuration, availability of different voltage regulators, two PSI-5 sensor interfaces, two wheel speed sensor interfaces, nine DC sensors interface, three GPOs, high or low level diagnostic test, arming procedure following both internal or external safing engine, deployment profile selectable, 32 bits SPI communication.

Note: The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.



1 Description

The L9679P is an advanced system chip solution targeted for cut-off battery market. This device is family compatible with L9678, L9679E and L9680 devices.

Safety system integration is enabled through higher power supply currents and an integrated active wheel speed sensor interface. The active wheel speed interface is shared with the PSI-5 satellite interface to create a generic remote safety sensor interface compliant to both systems.

1.1 Main features

The main features are:

- Energy reserve voltage power supply ERBOOST
 - High frequency boost regulator, 1.882 MHz
 - Output voltage user selectable, 23 V or 33 V ± 5%
 - Measurement of reserve capacitor value & ESR diagnostics
- Output voltage regulator power supply for PSI-5 SYNC pulse SYNCBOOST
 - High frequency boost regulator, 1.882 MHz
 - Output voltage user selectable, 12 V or 14.75 V ± 5%
- Output voltage regulator power supply for remote sensors SATBCK
 - High frequency buck converter, 1.882 MHz
 - Output voltage user selectable, 7.2 V or 9 V ± 4%
- Output voltage regulator power supply for logic VCC
 - High frequency buck converter, 1.882 MHz
 - Output voltage user selectable via VCCSEL pin, 3.3 V or 5 V ± 4%
- Integrated crossover switch
 - Crossover performance 3 Ω 912 mA max
 - Switch active output indicator
- Battery voltage monitor and shutdown control with wake-up control
- System voltage diagnostics with integrated ADC Squib deployment drivers
 - 8 channel HSD/LSD
 - 25 V max deployment voltage
 - Various deployment profiles, 1.2 A/1.75 A, x*0.064 ms up to 4.032 ms
 - Current monitoring
 - Rmeasure, STB, STG & Leakage diagnostics
 - High & Low Side driver FET tests
 - Safing FET test
- High Side safing switch regulator and enable control
- Two-channel interface for PSI-5 (synchronous mode) remote sensors and two channels interface for active wheel speed sensors
- Three-channel GPO, HSD or LSD configurable, with PWM 0-100% control
- Nine-channel interface for Hall-effect, resistive or switch sensors
- User customizable safing logic
- Specific disarm signal for passenger airbag (PSINHB)
- Temporal and Algorithmic Watchdog timers
- End of life disposal interface
- 32 bits SPI communications
- Minimum operating voltage = 5.5 V
- Operating temperature, -40 °C to 95 °C
- Packaging: 100 pin

AN5759 - Rev 5 page 2/87



1.2 Application overview

The device has been designed for Airbag Application, but if correctly configured it can be used also for Pyro Fuse Application, i.e. to cut-off the battery from an electrical system.

In fact, in case of a crash, a short circuit on the battery due to damaged cables can lead to sparks and dangerous ignition or heat and moldering fires. Thus it is important to disconnect the electrical system from the battery using pyrotechnical safety battery terminals.

These special Pyro Fuses have electrical characteristics like those of Airbag detonators. Some Pyro Fuses can require a bigger current to be triggered. In this case some deployment channels can be shorted and connected to the same load in order to obtain a total current higher than 2 A.




Figure 1. Pyro Fuse application circuit

AN5759 - Rev 5 page 3/87



2 Device configuration

The user shall configure the device following the Application Note AN5023, in particular about:

- Voltage Regulators
- Safing Logic
- Deployment
- Remote Sensor Interface (wheel speed sensors or PSI-5 sensors)
- DC Sensor Interface
- GPO Drivers

Furthermore, the user could use the same document to know about:

- System Voltage Diagnostic
- Temperature Sensor

In the following section a deployment example will be shown.

2.1 Unused functions

In case some functions are not used, the correspondent pins have to be managed as in the Table 1.

Table 1. Unused functions management

Pin	Action
WS0, WS1	Open (by default they are off)
RSU0, RSU1	Open (by default they are off)
DCS0, DCS1, DCS2, DSCS3, DCS4, DCS5, DCS6, DCS7, DSCS8	Open (weak pull-down integrated)
GPOD0, GPOS0, GPOD1, GPOS1, GPOD2, GPOS2	Open (by default they are off)
SATSYNC	Connect to GND
ISOTX	Connect to VCC
ISOK, ISORX	Open
PSINHB	Connect to VCC (it is active low)
SAF_CS0, SAF_CS1, SAF_CS2	Connect to VCC (they are active low)
ACL	Connect to GND

AN5759 - Rev 5 page 4/87



3 Deployment

The features are:

- 8 independent loops composed by 8 independent High Side and 8 independent Low Side.
- In case the Low Side SRx is shorted to ground, the deployment, if requested, is guaranteed to succeed.
- In any case, SSxy voltage has to be lower than 25 V.
- Both High Side and Low Side are equipped with a passive turn-off to guarantee that they are always in off state except when the deployment has to take place.

3.1 Deployment requirement

Deployment features are deployment current, deployment time and deployment expiration time. The deployment expiration time is the duration time in which the deploy command remains valid, once it is received, waiting for the arming signal.

These parameters are defined through the eight registers DCR_X, with X=0-7, configurable in DIAG, SAFING, SCRAP, and ARMING state, as shown in the Table 2:

- \$06 DCR 0 → channel 0
- \$07 DCR_1 → channel 1
- \$08 DCR 2 → channel 2
- \$09 DCR_3 → channel 3
- \$0A DCR_4 → channel 4
- \$0B DCR_5 \rightarrow channel 5
- \$0C DCR_6 → channel 6
- \$0D DCR_7 → channel 7

All deployment configuration registers are reset by SSM reset.

19:16 | 15:12 | 11:6 (2) 5:4 3:2 0 Deploy_expire_time 00 = 500 ms Deploy_current \$06 DCR 0 Deploy_time 00, 11 = not used01 = 250 msto (I) W X PD_CURR_CSR = 0.064 ms/count * depl_time 01 = 1.75 A min $10 = 125 \, \text{ms}$ ≤ 4.032 ms \$0D DCR 7 10 = 1.2 A min 11 = 0 ms

Table 2. DCR_x register

- 1. I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING
- 2. R = READ, W = WRITE

The Deploy Time field allows the device to deploy for a maximum configurable time of 4.032 ms ($64 \mu s$ each step).

Differently from the L9678 device, there is no inhibition of the combination 1.75A/2 ms, so it is under user's responsibility to prevent excessive thermal heating in the squib driver section by setting the deploy parameters carefully.

In case the deployment minimum current is set at 1.75 A, it is recommended:

- for deployment times between 0.7 ms and 2 ms, to limit the voltage drop across the pins to 17 V max.
- for deployment times up to 3.2 ms, to limit the voltage drop across the pins to 15 V max.

In case the deployment minimum current is set at 1.2 A, it is recommended:

• for deployment times between 2 ms and 3.2 ms, the voltage drop across the pins is limited to 22 V max.

The voltage values 15 V, 17 V, 22 V, relevant for long deploy time, depend on the squib resistance value being the voltage across the High Side power (SSxy - SFx(y)) roughly VSF - RSQUIB * I.

The parameters in each DCR_x register have to be confirmed at least the first time the device has to deploy, even in case they are left at their default value; the deployment does not occur otherwise.

The status of each loop is monitored in the DSR X registers, one for each channel, as shown in the Table 3:

AN5759 - Rev 5 page 5/87



					_				
	(1)	(2)	19:16	15	14	13	12	11:6	5:0
\$13 DSR_0 to \$1A DSR_7		R	0	CHxDSX 0 depl not successful 1 depl successful	CHxSTAT 0 depl not in progress 1 depl in progress	0	DCRxERR 0 depl conf accepted and stored 1 depl conf change not accepted because deploy is in progress	0	DEP_CHx_EXP_TIME 8 ms/count

Table 3. DSR_x register

For each channel, the deploy requires:

- High Side and Low Side enabling.
- High Side and Low Side switching.

The Figure 2 and Figure 3. High Side and Low Side squib enable show the states of the IC and the signal paths which enable the High Side and Low Side MOSFETs.




Figure 2. System operating state diagram

AN5759 - Rev 5 page 6/87

^{1.} I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

^{2.} R = READ, W = WRITE




Figure 3. High Side and Low Side squib enable

3.1.1 Diagnostic state

In DIAGNOSTIC state it is possible to perform the High Side FET test and Low Side FET test. These tests require a sequence of steps:

- 1. Select the channel (refer to the Table 4);
- 2. Select High Side FET test or Low Side FET test (refer to the Table 5).

\$38 LPDIAGREQ

Config in DIAG, SAFING, SCRAP, ARMING state

0000 = CHANNEL 0

0001 = CHANNEL 1

0010 = CHANNEL 2

0011 = CHANNEL 3

LEAK_CHSEL, bit[3:0]

0100 = Channel 4

0101 = Channel 5

0110 = Channel 6

0111 = Channel 7

1000 - 1111 None Selected

Table 4. LPDIAGREQ register - LEAK_CHSEL bits

Table 5. SYSDIAGREQ register - DSTEST bits

\$36 SYSDIAGREQ	Config in DIAG state
DSTEST, bit[3:0]	0111 = High Side FET test active 1000 = Low Side FET test active

Once deploy parameters have been set, it is required to assign the channels to deployment loops. This allows deploying different channels basing on the arming result.

AN5759 - Rev 5 page 7/87



The combination channels-deployment loop is fixed via SPI considering that external and internal arming is different, according to the SAFESEL bit (see the Table 6).

Table 6. SYS_CSF register - SAFESEL bit

\$01 SYS_CFG	Config in INIT state
SAFESEL, bit[3]	0 = internal safing engine 1 = external safing engine (default)

In case of the **external safing engine** (SAFESEL = 1), two deployment loops are available, each of them associated to ARM1 and ARM2 pins to activate the High Sides, while FENL pin is common for all and is used to activate the Low Side FETs.

In case of **internal safing engine** (SAFESEL = 0), two deployment loops are available and defined in the LOOP_MATRIX_ARMx registers.

It is recommended to keep ARM1, ARM2 and FENL in their inactive status (ARM1 and ARM2 low, FENL high) to prevent that, in case of safing internal engine fault, the arming signal is set.

ARMx_Ly signals are used to link the ARMx signals to the deployment loop y through \$6E LOOP_MATRIX_ARM1 and \$6F LOOP_MATRIX_ARM2 registers (see the Table 7).

Table 7. DCR_x register

	(1)	(2)	19:16	15:12	11	10	9	8	7	6	5	4	3	2	1	0	
\$6E LOOP_MATRIX_ARM1 \$6F LOOP_MATRIX_ARM2	D	R	0	X	0	0	0	0	ARMx_L7	ARMx_L6	ARMx_L5	ARMx_L4	ARMx_L3	ARMx_L2	ARMx_L1	ARMx_L0	0 = ARMx not associated to loop y 1 = ARMx associated to loop y

^{1.} I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

3.1.2 SAFING and SCRAP states

Once fixed the deploy parameters, in order to satisfy a deploy request, the IC has to move in SAFING state or SCRAP state.

Both states are driven by specific SPI commands:

- SAFING state corresponds to the normal IC operation.
- SCRAP state corresponds to the operation at final disposal of the IC.

AN5759 - Rev 5 page 8/87

^{2.} R = READ, W = WRITE



Once sent the command to move into SAFING or SCRAP state, the verification of the IC's status is readable into the \$04 SYS_STATE register (see the Table 8).


Table 8. SPI commands to pass in SAFING state or SCRAP state

	(1)	(2)	19:16	15	14	13	12	11	10	9	8	7	6	6	5	4	3	2	1	0	
\$30 SCRAP STATE	D	W	-										0	х3	53	5					SCRAP state command
\$31 SAFING STATE	D	W	-										0>	κAC	CA	С					SAFING state command
\$04 SYS_STATE	_	R	-	0	-	-	-	-	OPER_CTL_STATE	-	_	-	-		-	-	-		POWER_CTL_STATE		10÷8: 010 = SAFING 011 = SCRAP 2÷0: 010 = RUN

^{1.} I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

3.1.3 Deployment driver

Figure 4. Deployment driver control logic



AN5759 - Rev 5 page 9/87

^{2.} R = READ, W = WRITE



In order to be able to deploy, the arming signals have to be serviced, and their state is readable in the ARM STATE register (see the Table 9).

(1) 19:16 | 15 | 14 | 13 | 12 | 11 | 10 5 4 0 7 3 2 1 9: state of **PSINHINT** signal 8: state of **PSINHINT** expiration timer 7: echo of ACL pin FENL: 6: valid ACL echo of detection FENL pin PSIN_EXP_TIME ACL_PIN_STATE used to 0 = cleared when ACL_VALID ARMINT_2 ARMINT_1 PSINHINT arm low $ACL_BAD = 2$ \$6A R 0 0 0 side only ARM_STATE 1 = set when in case $ACL_GOOD = 3$ of External 3, 2: state of Safing arming signals Engine Result of safing engine in case of Internal Safing Engine Echo of ARMx pin in case of **External Safing** Engine

Table 9. ARM_STATE register

The two ARMINT_x bits:

- Indicate the internal safing engine result if the internal safing machine has been selected.
- Are the echoes of the four pins ARMx if the external safing engine has been selected.

Deployment has to be enabled via SPI, writing DEPEN_WR bits in the SPIDEPEN register (see the Table 10).

Table 10. SPIDEPEN register	Table	10.	SPII	DEP	ΕN	register
-----------------------------	-------	-----	------	-----	----	----------

\$25 SPIDEPEN	Config in SAFING and ARMING state
	0x0FF0 = LOCK enter deploy disable state
DEPEN_WR, bit[15:0]	0xF00F = UNLOCK enter deploy enable state

Deployment command request has to be received by the IC via DEPCOM register (see the Table 11).

Table 11. DEPCOM register – CHxDEPREG bit

\$12 DEPCOM	Config in SAFING and ARMING state
	0 = no change to deployment control channel x
CHxDEPREG, bit[x]	1 = clear and start the expiration timer in ARMING, SAFING and DEP_ENABLED state

Once the deployment command has been received, the deploy time is elapsed, deploy success bit is set (CHxDSX bit) and deployment enable toggles into DEP DISABLED.

AN5759 - Rev 5 page 10/87

^{1.} I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

^{2.} R = READ, W = WRITE



The next deploy requires the DEPEN reconfigured again as ENABLED. This feature has to be considered in case of multiple deployment, after each of them, before the next deployment the correspondent bit DEPEN has to be set again.

Deployment status of each channel is readable in the DSR X registers (see the Table 3).




Figure 5. Deployment Enable/Disable

Once the deploy requirements are satisfied, the Expiration Time Counter starts.

This counter considers the feature of the IC to accept a deploy command even if the arming is not yet serviced. If the arm command occurs inside the expiration time, the deployment takes place otherwise the deployment command is discharged.

Dep exp time is defined in the DCR x registers, together with the Deploy timer and Dep current.

Once the deployment is started, any DEP_EN = 0x0FF0 (i.e., deploy disable) is ignored. If the same command arrives before the deployment has been started, the deployment is really disabled and the deploy command ignored.

Each High Side (SFx) has a current comparator to indicate when the current flowing through is greater than the deployment current threshold (ITHDEPL = 90% IDEPLx). For each channel there is a timer (Current_Mon_Timer) that measures, with a $16~\mu s$ resolution, how long the current is at high level to let the microcontroller identify if the deployment has been effective or not (see the Table 12).

	(1)	(2)	19:16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	(0	
\$1F DCMTS01 \$20 DCMTS23 \$21 DCMTS45 \$22 DCMTS67	_	_	R	Cı	urrer	nt_M	on_1	Гime	er_y	[7:0]	I	Cu	rrer	nt_N	1on_	_Tin	ner_	_x[7	7:0		x = 0, 2, 4, 6 y = 1, 3, 5, 7 16 µs increment while Deploy_curr > monitor threshold channel per channel

Table 12. DCMTSxy register

During a deploy event, if the current falls momentarily below the threshold, the timer stops (timer pause), and continues to count as the current turns high (see the Figure 6).

AN5759 - Rev 5 page 11/87

^{1.} I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

^{2.} R = READ, W = WRITE



Current_Mon_Timer is refreshed upon read or when a new DEPCOM command on the channel is received. For this reason, the microcontroller reads the data after the deployment event and before a new deployment command. The current measurement stops at the end of the deployment time.




Figure 6. Current measurement during deploy

Once the deployment is started, it can be interrupted by:

- Over-current in the Low Side.
- GND loss.
- SSM reset.
- · End of deployment time.

The status of the deployment is reported in the DSR x registers:

- CHxSTAT bit reports if the deployment is in progress or not.
- CHxDS bit reports if the deployment lasts for the programmed deploy time (deploy success).

The event is also reported in the GSW field (see the Table 13), DEPOK bit, that is the "OR" of the deployment success of all the twelve channels (see the Table 14).

Table 13. Global Status Word (GSW)

MISO bit	31	30	29	28	27	26	25	24	23	22	21
MISO	SPIFLT	DEPOK	RSFLT	WDTDIS_S	ERSTATE	POWERFLT	FLT	CONVRDY2	CONVRDY1	ERR_WID	ERR_RID
GSW bit	10	9	8	7	6	5	4	3	2	1	0

Table 14. DEPOK bit in GSW

GSW	MISO b[30] DEPOK = GSW b[9]
	0 = all DSR_x/CHxDS bits are equal to zero (no deployment success on all channels)

AN5759 - Rev 5 page 12/87



1 = at least a deployment successful on the channels

In case DEPOK = 1, this does not mean that the current is really passed through the squib for the programmed time. This bit means only that no inhibition of deployment has happened. The real evaluation is done through the channel current monitor time, i.e., DCMTS01÷DCMTS67 registers.

In case of a short to ground of the Low Side during the deployment, the current is limited by the High Side avoiding the device's damage. The same protection is available if an open load condition happens, followed by a short to ground of the Low Side.

3.2 Deployment driver protection

In order to avoid damaging the IC due to eventual free-wheeling, two protections are implemented:

- After a deployment, once the High Side is switched off, the Low Side is kept on for t_{DEL_SD_LS} (50 μs min.) in order to allow fly-back.
- Once Low Side is switched off, a protection against the overvoltage through a clamp structure is implemented.

On the Low Side there is a current limitation and overcurrent protection circuit that attends limiting the current at I_{LIM_SR} (2.2 A ÷ 4 A) and I_{OC_SR} (2.2 A ÷ 4 A) respectively, avoiding, in case of pin short to battery, any damage. If the malfunction lasts over $t_{FLT_ILIM_LS}$ (100 μ s typ), the whole channel (High and Low Side) is switched off until a new deployment command (via SPI_DEPEN register) occurs.

The squib driver can stand the short to ground of the pins during the deployment, because the High Side current is limited by the High Side itself.

It can also manage the case of SRx short to ground after an open circuit, because it is able to detect the open circuit condition and then limiting the current overshoot as the open circuit disappears.

In case of squib's intermittence during deployment phase, current limitation is ensured by the Low Side current limitation, I_{LIM_SR} . If the condition lasts longer than $t_{FLT_OS_LS}$ (20 μ s max), the High Side is switched off for $t_{OFF_OS_HS}$ (4 μ s ÷ 12 μ s) and then on again.

This allows distinguish Open Load and Low Side short to battery cases and then properly manage them.

3.3 Deployment driver examples

Since the external safing engine is used (SAFESEL = 1), the ARM1 pin is connected to 5 V (high level) and the FENL pin is connected to ground (low level). All the deployment loops are associated to ARM1.

In low-cost applications the external Safing FET could be removed. In this case the application has a lower Safety level. To be sure not to damage the High Side MOSFETs it is suggested to set the ERBOOST and the ER cap charging voltage to 24 V.

3.3.1 With Watchdog Service routine disabled

The Table 15 reports a simple example showing the minimum SPI frames needed to configure the device and that enable the deployment on all the channels when the Watchdog Service routine is disabled.

If the Watchdog function is useless, it can be disabled in two steps:

- 1. After power-up, pull the WDT pin to a voltage higher than 14 V (V_{WD_OVERRIDE_th}), for example as in the Figure 7.
- 2. Write the frame 0x3CC3 in the \$35 WD Test Command register.

AN5759 - Rev 5 page 13/87




Table 15. Deployment SPI sequence without Watchdog routine

5	0, ,	R/	-								
Register	State	W	Data	Notes							
				Bit 15: 0 = Auto switch off disabled							
				Bit 14: X = Don't care							
				Bit 13: 0 = High OVC for SYNC Boost, SAT Buck and VCC Buck							
				Bit 12: 0 = ER Boost is disabled in ER state							
				Bit 11: 0 = Internal PSINH							
				Bit 10: 0 = Short time							
\$01 SYS_CFG	Init	W	0x000D	Bit 9: 0 = Long sync pulses shift duration							
\$01313_C13	IIIIC	VV	OXOOOD	Bits 8-7: 00 = 8 sample DC-squib-temp measure							
				Bits 6-5: 00 = 4 sample other measure							
				Bit 4: 0 = Current mode for PSINH							
				Bit 3: 1 = External safing engine							
				Bit 2: 1 = VSF set to 25 V							
				Bit 1: 0 = 1 µs filter time for VINGOOD							
				Bit 0: 1 = Timeout disabled							
COA CVC CTATE	Init	D		Bits 10÷8: 000 = INIT							
\$04 SYS_STATE	Init	R	-	Bits 2÷0: 010 = RUN							
\$35 WD_TEST	Init	W	0x3CC3	Non-latched WD Test Command							
\$04 SYS_STATE	Diag	R	_	Bits 10÷8: 001 = DIAG							
\$04.010_01A1E	Diag	11	_	Bits 2÷0: 010 = RUN							
				Bit 15: 0 = VIN comparator used to restart SYNC Boost in ER state							
				Bit 14: 0 = 1 mA squib pull down current, 450 μ A VRCM leakage to GND threshold							
				Bit 13: 0 = SYNC Boost disabled in ER state							
				Bit 12: 0 = VIN th set to 5.5 V							
				Bit 11÷10: 00 = VBATMON th set to 6 V							
\$02 SYS_CTL	Diag	W	0x02E0	Bit 9: 1 = ER Boost set to 33 V							
				Bit 8: X = Don't care							
				Bit 7: 1 = ER Charge on							
				Bit 6: 1 = ER Boost On							
				Bit 5: 1 = SYNC Boost On							
				Bit 4: 0 = No POWER OFF from SHUTDOWN							
				Bit 3: X = Don't care							

AN5759 - Rev 5 page 14/87



Register	State	R/ W	Data	Notes
				Bit 2: 0 = Low current limit for ER switch
				Bit 1: 0 = Low voltage for SYNC Boost (12 V)
				Bit 0: 0 = Low voltage for SAT Buck (7.2 V)
				Bit 19: 1 = WAKEUP > WU_on
				Bit 18: 0 = VBATMON > VBBAD
				Bit 17: 0 = VBATMON > VBGOOD
				Bit 16: 0 = VIN > VINBAD
				Bit 15: 0 = VIN > VINGOOD
				Bit 14: 0 = V_SYNCBOOST > SYNCBOOST_OK
				Bit 13: 0 = V_SATBUCK > SATBUCK_OK
				Bit 12: 0 = V_ERBOOST > ERBOOST_OK
				Bit 11: 0 = VCC > VCC_UV
COS DOMED OTATE	D:	_		Bit 10: 0 = VCC < VCC_OV
\$05 POWER_STATE	Diag	R	-	Bit 9: 0 = Don't care
				Bit 8: 1 = ER Boost on
				Bit 7: 1 = ER Charge on
				Bit 6: 0 = ER Low Current Discharge off
				Bit 5: 0 = ER High Current Discharge off
				Bit 4: 0 = ER Switch off
				Bit 3: 1 = SYNC Boost on
				Bit 2: 1 = SAT Buck on
				Bit 1: 1 = VCC on
				Bit 0: 0 = VSF off
\$00 FLTSR	Diag	R	-	Verify there are not faults
\$6E	Diag	W	0x00FF	Bits 15÷12: X = Don't care
LOOP_MATRIX_ARM1	Diag		0,0011	Bits 7÷0: 1 = ARM1 assigned to 0÷7 loops
				Bits 15÷12: X = Don't care
				Bits 11÷6: 0x9 = 576 μs (9*64 μs step)
\$06 DCR_0 ÷ \$0D DCR_7	Diag	W	0x0250	Bits 5÷4: 01 = 1.75 A deploy current
				Bits $3 \div 2$: 00 = 500 ms deploy expiration time
				Bits 1÷0: X = Don't care
				Bit 15: 0 = deployment successful
				Bit 14: 0 = deployment not in progress
\$13 DSR_0 ÷ \$1A DSR_7	Diag	R	-	Bits 13: 0 = correct time/current combination
				Bits 12: 0 = deployment configuration accepted
				Bits 5÷0: deployment expiration timer value
\$31 SAFING_STATE	Diag	W	0xACAC	Frame to pass from DIAG to SAFING
\$04 SYS_STATE	S	R	_	Bits 10÷8: 010 = SAFING
Ψ0-1 0 1 0 _ O 1 Λ 1 L		- 1	_	Bits 2÷0: 010 = RUN
\$25 SPIDEPEN	S, A	W	0x0FF0	Lock Code
\$25 SPIDEPEN	S, A	W	0xF00F	Unlock Code
\$12 DEPCOM	S, A	W	0x00FF	Bits 7÷0: 0x00FF = deploy requests for all channels
\$25 SPIDEPEN	S, A	W	0x0FF0	Lock Code

AN5759 - Rev 5 page 15/87



Register	State	R/ W	Data	Notes
\$13 DSR_0 ÷ \$1A DSR_7	S, A	R	-	Bit 15: 1 = deployment successful

AN5759 - Rev 5 page 16/87



3.3.2 With Watchdog Service routine enabled

The Table 16 reports a simple example showing the minimum SPI frames needed to configure the device and that enable the deployment on all the channels when the Watchdog Service routine is enabled.

Table 16. Deployment SPI sequence with Watchdog routine

Register	State	R/ W	Data	Notes
\$01 SYS_CFG	Init	W	0x000D	Bit 15: 0 = Auto switch off disabled Bit 14: X = Don't care Bit 13: 0 = High OVC for SYNC Boost, SAT Buck and VCC Buck Bit 12: 0 = ER Boost is disabled in ER state Bit 11: 0 = Internal PSINH Bit 10: 0 = Short time Bit 9: 0 = Long sync pulses shift duration Bits 8-7: 00 = 8 sample DC-squib-temp measure Bits 6-5: 00 = 4 sample other measure Bit 4: 0 = Current mode for PSINH Bit 3: 1 = External safing engine Bit 2: 1 = VSF set to 25 V Bit 1: 0 = 1 µs filter time for VINGOOD Bit 0: 1 = Timeout disabled
\$04 SYS_STATE	Init	R	-	Bits 10÷8: 000 = INIT Bits 2÷0: 010 = RUN
\$2A WDTCR	Init	W	0x3219	Bit 14: WD1_MODE = FAST Bits 13÷7: WDTMIN = 400 μs Bits 6÷0: WDT DELTA = 200 μs
\$2C WD_STATE	Init	R	-	Bits 10÷8: WD1_STATE = INITIAL (000)
\$2B WDIT	Init	W	-	Service watchdog following A/B/Asequence
\$04 SYS_STATE	Diag	R	-	Bits 10÷8: 001 = DIAG Bits 2÷0: 010 = RUN
\$02 SYS_CTL	Diag	W	0x02E0	Bit 15: 0 = VIN comparator used to restart SYNC Boost in ER state Bit 14: 0 = 1 mA squib pull down current, 450 µA VRCM leakage to GND threshold Bit 13: 0 = SYNC Boost disabled in ER state Bit 12: 0 = VIN th set to 5.5 V Bit 11÷10: 00 = VBATMON th set to 6 V Bit 9: 1 = ER Boost set to 33 V Bit 8: X = Don't care Bit 7: 1 = ER Charge on Bit 6: 1 = ER Boost On Bit 5: 1 = SYNC Boost On Bit 4: 0 = No POWER OFF from SHUTDOWN Bit 3: X = Don't care Bit 2: 0 = Low current limit for ER switch Bit 1: 0 = Low voltage for SYNC Boost (12 V) Bit 0: 0 = Low voltage for SAT Buck (7.2 V)

AN5759 - Rev 5 page 17/87



Register	State	R/ W	Data	Notes
\$05 POWER_STATE	Diag	R	-	Bit 19: 1 = WAKEUP > WU_on Bit 18: 0 = VBATMON > VBBAD Bit 17: 0 = VBATMON > VBGOOD Bit 16: 0 = VIN > VINBAD Bit 15: 0 = VIN > VINGOOD Bit 14: 0 = V_SYNCBOOST > SYNCBOOST_OK Bit 13: 0 = V_SATBUCK > SATBUCK_OK Bit 12: 0 = V_ERBOOST > ERBOOST_OK Bit 10: 0 = VCC > VCC_UV Bit 10: 0 = VCC < VCC_UV Bit 10: 0 = VCC < VCC_OV Bit 9: 0 = Don't care Bit 8: 1 = ER Boost on Bit 7: 1 = ER Charge on Bit 6: 0 = ER Low Current Discharge off Bit 5: 0 = ER High Current Discharge off Bit 4: 0 = ER Switch off Bit 3: 1 = SYNC Boost on Bit 2: 1 = SAT Buck on Bit 1: 1 = VCC on
\$00 FLTSR	Diag	R	_	Bit 0: 0 = VSF off Verify there are not faults
\$6E LOOP_MATRIX_ARM1	Diag	W	0x00FF	Bits 15÷4: X = Don't care Bits 7÷0: 1 = ARM1 assigned to 0÷7 loops
\$06 DCR_0 ÷ \$0D DCR_7	Diag	W	0x0250	Bits 15÷12: X = Don't care Bits 11÷6: 0x9 = 576 μs (9*64 μs step) Bits 5÷4: 01 = 1.75 A deploy current Bits 3÷2: 00 = 500 ms deploy expiration time Bits 1÷0: X = Don't care
\$13 DSR_0 ÷ \$1A DSR_7	Diag	R	-	Bit 15: 0 = deployment successful Bit 14: 0 = deployment not in progress Bits 13: 0 = correct time/current combination Bits 12: 0 = deployment configuration accepted Bits 5÷0: deployment expiration timer value
\$31 SAFING_STATE	Diag	W	0xACAC	Frame to pass from DIAG to SAFING
\$04 SYS_STATE	S	R	-	Bits 10÷8: 010 = SAFING Bits 2÷0: 010 = RUN
\$25 SPIDEPEN	S, A	W	0x0FF0	Lock Code
\$25 SPIDEPEN	S, A	W	0xF00F	Unlock Code
\$12 DEPCOM	S, A	W	0x00FF	Bits 7÷0: 0x00FF = deploy requests for all channels
\$25 SPIDEPEN	S, A	W	0x0FF0	Lock Code
\$13 DSR_0 ÷ \$1A DSR_7	S, A	R	-	Bit 15: 1 = deployment successful

AN5759 - Rev 5 page 18/87



3.3.3 Deployment waveforms

The Figure 8 and Figure 9 report some examples where a high current pyrofuse has been used and four channels have been put in parallel in order to achieve target current values for deployment to occur.

Referring to the Figure 1, the system has been setup with two different scenarios:

- With Safing FET, VER set to 33 V and VSF set to 25 V.
- Without Safing FET and VER set to 24 V.

The signals are the following:

- Blue = SRx
- Light blue = SFx
- Magenta = VER
- Green = Load current

Figure 8. Deployment waveforms, VER = 33 V





Figure 9. Deployment waveforms, VER = 24 V



AN5759 - Rev 5 page 19/87



3.4 Arming command after deployment command

It is also possible to have a deployment event in a way different from the usual, i.e., first sending the SPI deploy command, then asserting the arming signal.

An example (watchdog disabled, deployment on Channel 0) is shown in the Table 17 and the Figure 10.

Table 17. Deploy event with Arming command after SPI deployment command

Register read	Register written	SPI frame (hex)
	Configuration	
SYS_STATE	SYS_CFG	0x0413000D
SYS_CFG	1	0x01000000
SYS_STATE	1	0x04000000
SYS_STATE	WD1_TEST	0x046A3CC3
SYS_STATE	1	0x0400000
POWER_STATE	SYS_CTL	0x050402E0
FLTSR	1	0x00010000
LOOP_MATRIX_ARM1	LOOP_MATRIX_ARM1	0x6EDC0001
DCR_0	DCR_0	0x061D0250
SYS_STATE	SAFING_STATE	0x0463ACAC
SYS_STATE	1	0x0400000
	Deployment commands	
SPIDEPEN	SPIDEPEN	0x254B0FF0
SPIDEPEN	SPIDEPEN	0x254BF00F
DEPCOM	DEPCOM	0x12240001
1	ms delay - FENH high - 1 ms delay	
SPIDEPEN	SPIDEPEN	0x254B0FF0
DSR_0	1	0x13000000

Figure 10. Deploy event with Arming command after SPI deployment command

1ms delay

Write SPIDEPEN

Write SPIDEPENWrite DEPCOM

FENH high

1ms delay

Write SPIDEPEN

Read DSR_0

Blue = SPI_CLK Light blue = SPI_MOSI Magenta = FENH Green = Load current

AN5759 - Rev 5 page 20/87



4 Diagnostic

For all the channels the following diagnostics are implemented (elaborated by a 10 bits ADC converter):

- High voltage leak test, for SFx and SRx oxide isolation
- VRCM test
- Leakage to battery/ground for SFx and SRx with/ without squib
- Loop to loop short diagnostic
- Squib resistance measurement leakage cancellation
- High squib resistance, 500 Ω ÷ 2000 Ω
- SSxy, SFx,and VER voltage monitor
- Low side FET diagnostic
- High Side FET diagnostic
- · Loss of ground
- · High Side Safing FET diagnostic
- Deployment timer diagnostic

Diagnostic can be done in two ways, set in the LPDIAGREQ register via SPI:

- High level (DIAG_LEVEL = 1): the set-up for each requested measurement is managed by the device itself.
- Low level (DIAG_LEVEL = 0): the set-up for each requested measurement is managed by an external logic, step by step.

The relevant blocks used for the diagnostic are reported in the Figure 11.

In particular there are a Voltage Regulator Current Monitor (VRCM) and three current generators that withstand diagnostic operations, ISRC (40 mA), ISINK (limit 70 mA) and Ipulldown (1 mA).

SATBUCK

Safing

Safin

Figure 11. Squib diagnostic blocks

4.1 Low level diagnostic

For a low level diagnostic, these steps shall be followed (see the Table 18):

1. ER charge has to be previously turned ON before running the diagnostic.

AN5759 - Rev 5 page 21/87



- 2. Verify that the IC is in DIAG state reading register \$04.
- 3. Decide, writing the appropriate bit in reg. \$38, which diagnostic mode is used.

Table 18. Low level diagnostic

	(1)	(2)	15	14	13	12	11	10	9	8 7	6	5	4	3	2	1	0	
																		15: RESTART_SYSBST_SEL (0 = VIN comp used, 1 = SYNCBST comp used)
																		14: PD&VRCM_SEL (0 = 1 mA pull-down and 450 μA VRCM leakage to GND, 1 = 5 mA pull-down and 2 mA VRCM leakage to GND)
																		13: KEEP_SYNCBST_ON (0 = SYNC Boost disabled in ER state, 1 = SYNC Boost active in ER state)
																		12: VIN_TH_SEL (0 = 5.25 V as VIN threshold, 1 = 6.3 V as VIN threshold)
							-	00										11, 10: VBATMON_TH_SEL (00/11 = 5.75 V, 01 = 6.7 V, 10 = 7.75 V)
\$02 SYS_CTL	(l)	W	0	0	0	0/1	'	0	0/1	01	1	0	0	Х	х	Х	Х	9: ER_BST_V (0 = 23 V, 1 = 33 V)
								1										8, 7: ER_CUR_EN (00/11 = OFF, 01 = ER charge enabled, 10 = ER discharge enabled)
																		6: ER_BST_EN (0 = OFF, 1 = ON)
																		5: VSUP_EN (0 = OFF, 1 = ON)
																		4: SPI_OFF (0 = no effect, 1 = power off required)
																		3: ERSWITCH_LIM_SEL (0 = low current limit)
																		2: SYBST_V (0 = SYNC Boost set at 12 V, 1 = SYNC Boost set at 14.75 V)
																		1: SAT_V (0 = SAT Buck set at 7.2 V, 1 = SAT Buck set at 9 V)
\$04 SYS_STATE		R						0	0	1					0	1	^	10, 9, 8: 001 = DIAG
\$04 313_31A1L		K													U	'	U	2, 1, 0: 010 = RUN
\$38 LPDIAGREQ	(l)	W	0					14÷0): Det	fine th	e te	est						15: 0 = low level diag setup
\$37 LPDIAGSTAT		R	0					14÷0): Def	fine th	e te	est						15: 0 = low level diag
\$3X DIAGCTRL_X				.,		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		,,										
X = A, B, C, D		W		Х	X	Х	X	Х	Х		6	÷0:	AL	טנ	add	ires	S	
(3) 19 18 17 16			1	6÷0	: AD	C ad	dres	s	9÷0: ADC result 1					19: 1 = conversion finished				

^{1.} I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

In low level mode, the IC performs the measurement following external requests. Each test set-up is driven, step by step, by the microcontroller, as the timing for the measurement.

AN5759 - Rev 5 page 22/87


^{2.} R = READ, W = WRITE

^{3.} Further bit over the 16 standard.



4.1.1 High voltage leak test, oxide isolation IC-car chassis

Figure 12. High voltage leak test, oxide isolation IC-car chassis



This test is mandatory and verifies that no leakages are present on the SFx or SRx pins when high voltage is applied. ISRC current generator is ON and addressed on SFx (see the Table 19).

If there is no leakage, SFx raises up to SYNCBOOST and, being the impedance between SFx and SRx very low (squib connected), SRx follows SFx (see Figure 12).

Confirmation of this is done through an ADC measurement request of the SFx voltage value.

Table 19. High voltage leak test, oxide isolation IC-car chassis - LPDIAGREQ register

	(1)	(2)	15	14	13	12:11	10	9:8	7:4	3:0	
									RES_MEAS_CHSEL	LEAK_CHSEL	
									0000 = ch0	0000 = ch0	15: 0 = low level diagnostic
									0001 = ch1	0001 = ch1	14: 0 = ISRC = 40 mA
									0010 = ch2	0010 = ch2	13: 1 = pull-down current off for all
\$38	(1)	w	0	0	4	01	0	00	0011 = ch3	0011 = ch3	channels
LPDIAGREQ	(I)	VV	U	U	'	01	U	00	0100 = ch4	0100 = ch4	12, 11: 01 = ISRC for RES MEAS CHSEL, off for the other
									0101 = ch5	0101 = ch5	channels
									0110 = ch6	0110 = ch6	10: 0 = ISINK off for all channels
									0111 = ch7	0111 = ch7	9, 8: 00 = VRCM not connected
									1000÷1111 = none	1000÷1111 = none	

^{1.} I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

AN5759 - Rev 5 page 23/87

^{2.} R = READ, W = WRITE



SFx voltages and SYNCBOOST are readable by the microcontroller through the ADC converter in the registers \$3X DIAGCTRL X, with X = A, B, C, D (see the Table 20).

Table 20. High voltage leak test, oxide isolation IC-car chassis - DIAGCTRL_X registers

					(1)	(2)	15	14	13	12	11	10	9	8	7	6:0	
																ADCREQ_X	
																\$25 = SYNCBOOST	
																\$46 = SF0	
																\$47 = SF1	
	\$	3X E	DIAG	CTRL_X		١٨/	х	Х	Х		X	Х	V	Х		\$48 = SF2	
		X =	A, E	s, C, D	-	W	^	^	^	Х		^	^	^	^	\$49 = SF3	
																\$4A = SF4	
																\$4B = SF5	
																\$4C = SF6	
																\$4D = SF7	
(3)	19	18	17	16												19: 1 = conversion finished	
								Α	DCR	EQ_	X						
								\$25 =	SYN	NCBC	OOST	Γ					
								,	\$46 =	= SFC)						
								,	\$47 =	SF1							
				ADODEO V				,	\$48 =	SF2	2			A D.	205	O V 40 left ADO	
	1	0	0	ADCREQ_X	-	R		,	\$49 =	SF3	3			ADC	JKE	Q_X 10 bit ADC result	
								5	\$4A =	= SF4	1						
								5	\$4B =	= SF5	5						
								5	\$4C =	= SF6	6						
								9	\$4D :	= SF7	7						

- 1. I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING
- 2. R = READ, W = WRITE
- 3. Further bit over the 16 standard.

Once read the ADC measurement, to obtain the voltage value it is necessary to consider the divider ratio of the ADC. In case of SFx it is 15:1, in case of SYNCBOOST it is 10:1.

As an example, consider the case where the SYNCBOOST conversion has been requested and the readout of the ADC register is done. The voltage measured on SYNCBOOST pin is 12 V.

ADC = 0b0111101100 = 0x1EC = 492

In order to obtain the result in Volt, being the ADC characteristic linear:

$$2.5 V: 1024 = x: ADC \rightarrow x = \frac{492 * 2.5 V}{1024} = 1.2 V$$
 (1)

Considering the divider ratio (DR), the result is:

$$SYNCBOOST = x * DR = 1.2 V * 10 = 12 V$$
 (2)

Test result

In case of leakage on High Side (SFx) or Low Side (SRx), SFx voltage is not able to reach SYNCBOOST and the microcontroller can detect the leakage problem, both on the High Side or on the Low Side, with no possibility, at this stage, to distinguish which of them is involved in the problem.

AN5759 - Rev 5 page 24/87



4.1.2 VRCM test validation

Before using VRCM block, used in many IC diagnostics, it is necessary a test for its validation. The test is done through short to battery and short to ground flag verification. Measurement set-up is composed by 2 steps, with SYNCBOOST supplied.

4.1.2.1 VRCM test - First step

VER p HS FET diagnostic: check VRCM functionality First we use ISRC current generator to check VRCM block ISRC Squib resistance measure (system error < 8%) Vgnd or VBat ₩ Squib loop Rsquib driver and diagnostic 1Ω to 10Ω HV analog MUX Gain = 5.25 lpulldown -WW Squib resistor LOW Short to GND Rleak >10KΩ no detection Rleak <1KΩdetection 111 ISINK

Figure 13. VRCM test validation - First step

The first step (see the Figure 13) is verified through the LPDIAGREQ register (see the Table 21).

(1) (2) 15 | 14 | 13 | 12:11 | 10 | 9:8 7:4 3:0 RES_MEAS_CHSEL LEAK_CHSEL 15: 0 = low level diagnostic 0000 = ch00000 = ch014: 0 = ISRC = 40 mA 0001 = ch10001 = ch113: 1 = pull-down current off for all 0010 = ch20010 = ch2channels 0011 = ch30011 = ch3\$38 12, 11: 01 = ISRC for (I) W 0 0 01 0 01 **LPDIAGREQ** 0100 = ch40100 = ch4RES_MEAS_CHSEL, off for the other 0101 = ch50101 = ch510: 0 = ISINK off for all channels 0110 = ch60110 = ch69, 8: 01 = VRCM connected to SFx 0111 = ch70111 = ch7(LEAK_CHSEL channel) 1000÷1111 = none 1000÷1111 = none

Table 21. VRCM test validation (first step) - LPDIAGREQ register

AN5759 - Rev 5 page 25/87

^{1.} I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

^{2.} R = READ, W = WRITE



RES_MEAS_CHSEL, bit[7:4] and LEAK_CHSEL, bit[3:0] must refer to the same channel.

Test 1 result

Being ISRC and VRCM connected to SFx, if VRCM works correctly, short to battery, readable in the LPDIAGSTAT register, is asserted for the channel selected (see the Table 22).


Table 22. VRCM test validation (first step) - LPDIAGSTAT register

					(1)	(2)	15:12	11:8	7	6	5	4	3:0	
\$	37 LF	PDIA	GSTA	λT		R		RES_MEAS_CHSEL					LEAK_CHSEL	
(3)	19	18	17	16		R		0000 = ch0					0000 = ch0	
								0001 = ch1					0001 = ch1	19: 0 = low level diagnostic
								0010 = ch2					0010 = ch2	7: 0 = no short between loops
								0011 = ch3	0	0	1	1	0011 = ch3	6: 0 = STG not detected
	0	0	0	0				0100 = ch4 0101 = ch5					0100 = ch4 0101 = ch5	5: 1 = STB detected
								0110 = ch6					0110 = ch6	4: 1 = test on SFx
								0111 = ch7					0111 = ch7	
								1000÷1111 = none					1000÷1111 = none	

- 1. I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING
- 2. R = READ, W = WRITE
- 3. Further bit over the 16 standard.

4.1.2.2 VRCM test - Second step

Figure 14. VRCM test validation - Second step



AN5759 - Rev 5 page 26/87



Once the first step of VRCM test is passed, it is possible to proceed with the second step (see the Figure 14), always through the LPDIAGREQ register (see the Table 23).

Table 23. VRCM test validation (second step) - LPDIAGREQ register

	(1)	(2)	15	14	13	12:11	10	9:8	7:4	3:0	
									RES_MEAS_CHSEL	LEAK_CHSEL	
									0000 = ch0	0000 = ch0	15: 0 = low level diagnostic
									0001 = ch1	0001 = ch1	14: 0 = ISRC = 40 mA
									0010 = ch2	0010 = ch2	13: 1 = pull-down current off for all
\$38	(1)	w	0	0	4	00	4	10	0011 = ch3	0011 = ch3	channels
LPDIAGREQ	(I)	VV	U	U	'	00	'	10	0100 = ch4	0100 = ch4	12, 11: 00 = ISRC off for all channels
									0101 = ch5	0101 = ch5	10: 1 = ISINK on for RES_MEAS_CHSEL channel, off for the others
									0110 = ch6	0110 = ch6	9, 8: 10 = VRCM connected to SRx
									0111 = ch7	0111 = ch7	(LEAK_CHSEL channel)
									1000÷1111 = none	1000÷1111 = none	

^{1.} I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

RES_MEAS_CHSEL, bit[7:4] and LEAK_CHSEL, bit[3:0] must refer to the same channel.

Test 2 result

Being ISNK and VRCM connected to SRx, if VRCM works correctly, short to ground, readable in the LPDIAGSTAT register, is asserted for the channel selected (see the Table 24).

Table 24. VRCM test validation (second step) - LPDIAGSTAT register

					(1)	(2)	15:12	11:8	7	6	5	4	3:0	
\$	37 LF	PDIA	GSTA	ΛT		R		RES_MEAS_CHSEL					LEAK_CHSEL	
(3)	19	18	17	16		R		0000 = ch0					0000 = ch0	
	0	0	0	0				0001 = ch1 0010 = ch2 0011 = ch3 0100 = ch4 0101 = ch5 0110 = ch6	0	1	0	0	0001 = ch1 0010 = ch2 0011 = ch3 0100 = ch4 0101 = ch5 0110 = ch6	19: 0 = low level diagnostic 7: 0 = no short between loops 6: 1 = STG detected 5: 0 = STB not detected 4: 0 = test on SRx
								0111 = ch7 1000÷1111 = none					0111 = ch7 1000÷1111 = none	

^{1.} I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

Final result

If the second step of the VRCM test is passed too, the VRCM test is validated.

AN5759 - Rev 5 page 27/87

^{2.} R = READ, W = WRITE

^{2.} R = READ, W = WRITE

^{3.} Further bit over the 16 standard.

Squib resistor HIGH Squib resistor LOW

__Vref = 2 v 5

Short to GNE Rleak >10KΩno detection

Rleak <1KΩ detection

Rleak >10KΩno detection



4.1.3 Leakage test - High Side

HS Leakage test Ipulldown OFF on loop under measure , ON on the others Voltage Regulator Current Monitor circuit - fix SFx pin voltage to 2v5 ISRC - read current through SFx pin - compare current with a threshold SSxy Bypass Squib resistance measure (system error < 8%) Vgnd or VBat WW RLeak Vref =2v5 χN A to D Squib loop 10bit driver and Rsquib Voffse Tot err = ±4LSB LSB = 2.5/1024 V 1Ω to 10 Ω diagnostic blocks HV analog MUX Gain = 5.25 3v3 supply

Figure 15. Leakage test - High Side

ISRC and ISINK are kept off and VRCM is connected to SFx (see the Figure 15), chosen through the LEAK_CHSEL bits in the LPDIAGREQ register (see the Table 25).

[]]

lpulldown

ISINK

(1) (2) 15 14 13 12:11 10 9:8 7:4 3:0 RES MEAS CHSEL LEAK CHSEL 0000 = ch00000 = ch015: 0 = low level diagnostic 0001 = ch10001 = ch114: 0 = ISRC = 40 mA 0010 = ch20010 = ch213: 0 = pull-down current off for VRCM 0011 = ch30011 = ch3channel, on for the others \$38 LPDIAGREQ (I) W 0 0 01 0 0 00 0100 = ch40100 = ch412, 11: 00 = ISRC off for all channels 0101 = ch50101 = ch510: 0 = ISINK off for all channels 0110 = ch60110 = ch69, 8: 01 = VRCM connected to SFx (LEAK_CHSEL channel) 0111 = ch70111 = ch71000÷1111 = none 1000÷1111 = none

Table 25. Leakage test, High Side - LPDIAGREQ register

2. R = READ, W = WRITE

AN5759 - Rev 5 page 28/87

^{1.} I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING



Test result

If there is no leakage on the High Side, SFx voltage is equal to VREF = 2.5 V and no current is detected by VRCM itself. SFx voltage is readable addressing the ADC read out on it. The registers involved in this operation are the four DIAGCTRL_X (see the Table 26).

(1) (2) 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 ADCREQ_X \$46 = SF0 \$47 = SF1 \$48 = SF2 \$3X DIAGCTRL_X $X \mid X \mid X \mid X$ W Χ \$49 = SF3 Χ Χ Χ Χ X = A, B, C, D\$4A = SF4 \$4B = SF5 \$4C = SF6 \$4D = SF7 19 18 17 16 19: 1 = conversion finished ADCREQ_X \$46 = SF0 \$47 = SF1 \$48 = SF2 R 0 ADCREQ_X \$49 = SF3 ADCREQ_X 10 bit ADC result \$4A = SF4 \$4B = SF5 \$4C = SF6 \$4D = SF7

Table 26. Leakage test, High Side - DIAGCTRL_X register

Once read the ADC measurement, to obtain the voltage value it is necessary to consider the divider ratio of the ADC, that is 15:1 in case of SFx and SYNCBOOST.

In case of a leakage (to ground or to battery), VRCM will sink or source a current to maintain SFx at VREF. As a consequence, STG or STB is set in the LPDIAGSTAT register (see the Table 27).

AN5759 - Rev 5 page 29/87

^{1.} I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

^{2.} R = READ, W = WRITE

^{3.} Further bit over the 16 standard.

					(1)	(2)	15:12	11:8	7	6	5	4	3:0	
(3)	37 LF 19	18 0	GST/ 17 0	AT 16	(1)	R R	15:12	11:8 RES_MEAS_CHSEL 0000 = ch0 0001 = ch1 0010 = ch2 0011 = ch3 0100 = ch4 0101 = ch5	0	0/1	0/1	1	3:0 LEAK_CHSEL 0000 = ch0 0001 = ch1 0010 = ch2 0011 = ch3 0100 = ch4 0101 = ch5	19: 0 = low level diagnostic 7: 0 = no short between loops 6: 1 = STG if leak vs GND 5: 1 = STB if leak vs BATT
								0110 = ch6 0111 = ch7 1000÷1111 = none					0110 = ch6 0111 = ch7 1000÷1111 = none	4: 1 = test on SFx

Table 27. Leakage test, High Side - LPDIAGSTAT register


- 1. I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING
- 2. R = READ, W = WRITE
- 3. Further bit over the 16 standard.

Pull-down current (1 mA) is active on all channels except the one under analysis. So, the STG requires further investigation to understand if it comes from a real short to ground of the channel itself or it comes from a short between the channel itself and another one.

Note: In Pyro Fuse Application with channels shorted together, a leakage on a channel causes a fault on all channels.

4.1.4 Leakage test - Low Side

Figure 16. Leakage test - Low Side



AN5759 - Rev 5 page 30/87



ISRC and ISINK are kept off and VRCM is connected to SRx (see the Figure 16), through the LEAK_CHSEL bits in the LPDIAGREQ register (see the Table 28).

Table 28. Leakage test, Low Side - LPDIAGREQ register

	(1)	(2)	15	14	13	12:11	10	9:8	7:4	3:0	
\$38 LPDIAGREQ				0	0	00	0	9:8	7:4 RES_MEAS_CHSEL 0000 = ch0 0001 = ch1 0010 = ch2 0011 = ch3 0100 = ch4 0101 = ch5 0110 = ch6 0111 = ch7	3:0 LEAK_CHSEL 0000 = ch0 0001 = ch1 0010 = ch2 0011 = ch3 0100 = ch4 0101 = ch5 0110 = ch6 0111 = ch7	15: 0 = low level diagnostic 14: 0 = ISRC = 40 mA 13: 0 = pull-down current off for VRCM channel, on for the others 12, 11: 00 = ISRC off for all channels 10: 0 = ISINK off for all channels 9, 8: 10 = VRCM connected to SRx (LEAK_CHSEL channel)
									1000÷1111 = none	1000÷1111 = none	

^{1.} I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

Test result

If there is no leakage on the High Side, SRx voltage is equal to VREF = 2.5 V and no current is detected by VRCM itself.

Only if the squib is connected, SFx and SRx pins are at the same voltage, so SRx voltage is readable indirectly through SFx voltage, as done in case of High Side leakage test.

SFx voltage is readable addressing the ADC read out on it. The registers involved in this operation are the four DIAGCTRL_X (see the Table 29).

AN5759 - Rev 5 page 31/87

^{2.} R = READ, W = WRITE



Table 29. Leakage test, Low Side - DIAGCTRL_X regis

					(1)	(2)	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	1	0	
	;			CTRL_X , C, D	-	w	x	×	×	×	×	×	X	X	X			\$4 \$4 \$4 \$4 \$4 \$4 \$4	6 = 7 = 8 = 9 = A = B = C =	SF0 SF1 SF2 SF3 SF4 SF5 SF6 SF6) 1 2 3 4 5			
(3)	19	18	17	16																				19: 1 = conversion finished
	1	0	0	ADCREQ_X	-	R	ADCREQ_X \$46 = SF0 \$47 = SF1 \$48 = SF2 \$49 = SF3 \$4A = SF4 \$4B = SF5 \$4C = SF6 \$4D = SF7							ADC	CRE	Q_;	X 10) bi	t A[OC re	esi	ult		

^{1.} I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

Once read the ADC measurement, to obtain the voltage value it is necessary to consider the divider ratio of the ADC, that is 15:1 in case of SFx and SYNCBOOST.

If the squib between SFx and SRx pins is not connected, SRx voltage read out is not possible, as it is not mapped into the ADC request command.

AN5759 - Rev 5 page 32/87

^{2.} R = READ, W = WRITE

^{3.} Further bit over the 16 standard.



In case of a leakage (to ground or to battery), VRCM will sink or source a current to maintain SFx at VREF. Therefore, STG or STB is set in the LPDIAGSTAT register (see the Table 30).

(1) (2) 15:12 5 11:8 6 3:0 \$37 LPDIAGSTAT RES_MEAS_CHSEL LEAK CHSEL R 0000 = ch00000 = ch019 18 17 R 0001 = ch10001 = ch10010 = ch20010 = ch219: 0 = LOW LEVEL 0011 = ch30011 = ch36: 1 = STB if leak vs GND 0/1 0/1 0100 = ch40100 = ch45: 1 = STB if leak vs BATT 0 0 0 0 0101 = ch50101 = ch54: 0 = test on SRx 0110 = ch60110 = ch6

Table 30. Leakage test, Low Side - LPDIAGSTAT register

1. I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

0111 = ch7

1000÷1111 = none

- 2. R = READ, W = WRITE
- 3. Further bit over the 16 standard.

Pull-down current (1 mA) is active on all channels except the one under analysis. So, in case of STG detection, further investigation is necessary to understand if it comes from a real short to ground of the channel or from a short of the channel with another one.

0111 = ch7

1000÷1111 = none

Note: In Pyro Fuse Application with channels shorted together, a leakage on a channel causes a fault on all channels.

AN5759 - Rev 5 page 33/87



4.1.5 Leakage test - Low Side pulldown current

LS Leakage test Ipulldown ON on loop under measure, Voltage Regulator Current Monitor circuit: - compare current with a threshold, STG **ISRC** Squib resistance measure (system error < 8%) W 1.1 χN A to D Squib loop 10bit Rsquib driver and EMI low pa Tot err = ±4LSB LSB = 2.5/1024 V 1Ω to 10Ω diagnostic blocks HV analog MUX 3v3 supply **Ipulldown** -WW Squib resistor HIGH 1.1 ak >10KΩno de Rleak <1KΩdetection ISINK Short to BAT Rleak >10ΚΩno detection Rleak <1ΚΩdetection

Figure 17. Low Side pulldown current - Leakage test

After having verified that no HS/LS leakage is present, it is possible to verify if IPD is correctly working. VRCM is connected to SRx (see the Figure 17) through the LEAK_CHSEL bits in the LPDIAGREQ register and IPD is switched on for that channel (see the Table 31).

(1) (2) 15 | 14 | 13 | 12:11 | 10 | 9:8 7:4 3:0 RES_MEAS_CHSEL LEAK_CHSEL 0000 = ch00000 = ch015: 0 = low level diagnostic 0001 = ch10001 = ch114: 0 = ISRC = 40 mA 0010 = ch20010 = ch213: 0 = pull-down current off for VRCM channel, on for the others 0011 = ch30011 = ch3\$38 LPDIAGREQ (I) W 0 0 0 11 0 00 12, 11: 00 = ISRC off for all channels 0100 = ch40100 = ch410: 0 = ISINK off for all channels 0101 = ch50101 = ch59. 8: 11 = VRCM connected to SRx 0110 = ch60110 = ch6(LEAK_CHSEL channel) with pull-down 0111 = ch70111 = ch7current enabled 1000÷1111 = none 1000÷1111 = none

Table 31. Leakage test, Low Side pulldown current - LPDIAGREQ register

Test result

If IPD is working, SRx voltage is equal to VOUT_VRCM and VRCM shows STG (see the Table 32).

AN5759 - Rev 5 page 34/87

^{1.} I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

^{2.} R = READ, W = WRITE



If, in this condition, STG is not set, it means that there is something not correctly working in IPD.

Table 32. Leakage test, Low Side pulldown current - LPDIAGSTAT register

					(1)	(2)	15:12	11:8	7	6	5	4	3:0	
\$	37 LF	PDIA	GSTA	ΑT		R		RES_MEAS_CHSEL					LEAK_CHSEL	
(3)	19	18	17	16		R		0000 = ch0					0000 = ch0	
								0001 = ch1					0001 = ch1	19: 0 = low level diagnostic
					00	0010 = ch2			0 0		0010 = ch2	7: 0 = no short between loops		
							0011 = ch3	0		1	0	0011 = ch3	6: 1 = STG detected	
	0	0	0	0				0100 = ch4					0100 = ch4	5: 0 = STB not detected 4: 0 = test on SRx
	U	U	U	U				0101 = ch5					0101 = ch5	
								0110 = ch6 0111 = ch7					0110 = ch6	ii o toot on or or
													0111 = ch7	
								1000÷1111 = none					1000÷1111 = none	

^{1.} I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

Note: In Pyro Fuse Application with channels shorted together, a leakage on a channel causes a fault on all channels.

AN5759 - Rev 5 page 35/87

^{2.} R = READ, W = WRITE

^{3.} Further bit over the 16 standard.



4.1.6 Short between loops

Supposing the external load is connected, a short to ground flag of SRx or SFx can be read as:

- Short of the pin with SR or SF of another channel, both SR and SF
- Real short of the pin SRx or SFx to GND

Note:

In Pyro Fuse Application with channels shorted together, the short to ground should be a real short of SRx or SFx pin to GND. Moreover, a short to ground on a channel will be present on all the others.

In this test the pulldown current generators are switched off for all channels. If the STG is still present, it means a real STG of the channel under test.

The correspondent set up is done by setting the \$38 LPDIAGREQ properly (see the Table 33):

Table 33. Short between loops - LPDIAGREQ register

	(1)	(2)	15:14	13	12:11	10	9:8	7:4	3:0	
\$38 LPDIAGREQ	(1)	W	0	1	00	0	01 or 10	RES_MEAS_CHSEL 0000 = ch0 0001 = ch1 0010 = ch2 0011 = ch3 0100 = ch4 0101 = ch5 0110 = ch6 0111 = ch7 1000÷1111 = none	LEAK_CHSEL 0000 = ch0 0001 = ch1 0010 = ch2 0011 = ch3 0100 = ch4 0101 = ch5 0110 = ch6 0111 = ch7 1000÷1111 = none	15: 0 = low level diagnostic 14: 0 = ISRC = 40 mA 13: 1 = pull-down current off for all channels 12, 11: 00 = ISRC off for all channels 10: 0 = ISINK off for all channels 9, 8: 01/10 = VRCM connected to SFx/SRx (LEAK_CHSEL channel)

^{1.} I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

2. R = READ, W = WRITE

AN5759 - Rev 5 page 36/87

VRCM (voltage regulator current monitor)



4.1.6.1 High Side short to ground

Short between loop
SFi really STG

Squib resistance measure
(system error < 8%)

Requib
1Ω to 10Ω

Reas > 10Ω to 10Ω

Squib loop
driver and
diagnostic
blocks

Reas > 1ΩC to detection
Reas > 1ΩC detection
Reas

Figure 18. High Side short to ground

Ipulldown is OFF for all channels.

The VRCM circuit (see the Figure 18):

- Fixes SFx pin to 2.5 V.
- Reads the current through the SFx pin.
- Compares the current with a threshold.

The result is a STG on SFx.

AN5759 - Rev 5 page 37/87



4.1.6.2 Low Side short to ground

Short between loop
SRi really STG

Saring
Tensity Reserve

Tensity Reserve

Saring
Tensity Reserve

Saring
Tensity Reserve

Tensity

Figure 19. Low Side short to ground

Ipulldown is OFF for all channels.

The VRCM circuit (see the Figure 19):

- Fixes SRx pin to 2.5 V.
- Reads the current through the SRx pin.
- Compares the current with a threshold.

The result is a STG on SRx.

4.1.7 Squib resistance measurements

The IC allows measuring the squib resistance value in the range of 1 Ω ÷ 10 Ω with overall 8% precision.

This is a two-step process.

Note: In Pyro Fuse Application with channels shorted together, the squib resistance measurement should be the same on all channels.

AN5759 - Rev 5 page 38/87



4.1.7.1 Squib resistance measurements - First step

1°step squib resistance measure: ISRC = 40mA ISRC SSxy Squib resistance measure (system error < 8%) Vref=2v5 22nl χN A to D Squib loop Rsquib driver and 1Ω to 10Ω diagnostic blocks Gain = 5.25 lpulldown ₩ Squib resistor LOW Short to GND ISINK Short to BAT

Figure 20. Squib resistance measurements - First step

Through this set-up (see the Figure 20):

- The ISRC is connected to the SFx.
- The squib is correctly connected between SFx and SRx.
- SRx is internally connected to ISINK that is able to sink the current.

The correspondent set up is done by setting the \$38 LPDIAGREQ properly (see the Table 34):

(1) 15 14 13 12:11 10 9:8 7:4 3:0 RES_MEAS_CHSEL LEAK_CHSEL 0000 = ch00000 = ch015: 0 = low level diagnostic 0001 = ch10001 = ch114: 0 = ISRC = 40 mA 0010 = ch20010 = ch213: 1 = pull-down current off for all channels 0011 = ch30011 = ch3\$38 (I) W 00 0 0 1 01 1 12, 11: 01 = ISRC for **LPDIAGREQ** 0100 = ch40100 = ch4RES_MEAS_CHSEL, off for the others 0101 = ch50101 = ch510: 1 = ISINK on for RES_MEAS_CHSEL, 0110 = ch60110 = ch6off for the others 0111 = ch70111 = ch79, 8: 00 = VRCM not connected 1000÷1111 = none 1000÷1111 = none

Table 34. Squib resistance measurements (first step) - LPDIAGREQ register

2. R = READ, W = WRITE

AN5759 - Rev 5 page 39/87

^{1.} I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING



The first step of the measurement is the read out of the voltage between SFx and SRx that is named resistance into ADC addressing.

This parameter is readable by the microcontroller, via 10bit ADC, through a dedicated request.

The registers to be read are still the four DIAGCTRL_X (see the Table 35).

Table 35. Squib resistance measurements (first step) - DIAGCTRL_X register

					(1)	(2)	15	14	13	12	11	10	9	8	7	6 5 4 3 2 1 0
	\$			CTRL_X , C, D	-	W	X	X	X	x	x	X	х	x	Х	ADCREQ_X \$06 = squib x resistance
(3)	19	18	17	16												19: 1 = conversion finished
	1	0	0	ADCREQ_X	-	R	\$0		DCR			ice		ΑI	OCF	REQ_X 10 bit ADC result

- 1. I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING
- 2. R = READ, W = WRITE
- 3. Further bit over the 16 standard.

Once read the ADC measurement, to obtain the value it is necessary to consider the divider ratio of the ADC. In case of resistance x, it is 1:1.

AN5759 - Rev 5 page 40/87

4.1.7.2 Squib resistance measurements - Second step

VER p 2°step squib resistance measure: ISRC=40mA in BYPASS ISRC Bypass Squib resistance measure (system error < 8%) Vgnd or VBat Vref=2v5 χN A to D Sauib loop Rsquib driver and 1Ω to 10Ω diagnostic blocks HV analog MUX 3v3 suppl Ipulldown Squib resistor LOW Short to GND 11 ISINK

Figure 21. Squib resistance measurements - Second step

Through this set-up (see the Figure 21):

- The ISRC is connected to the SRx.
- The squib is correctly connected between SFx and SRx.
- SRx is internally connected to ISINK that is able to sink the current.

The correspondent set up is done by setting the \$38 LPDIAGREQ properly (see the Table 36).

15 14 13 12:11 10 9:8 7:4 3:0 RES_MEAS_CHSEL LEAK_CHSEL 15: 0 = low level diagnostic 0000 = ch00000 = ch014: 0 = ISRC = 40 mA 0001 = ch10001 = ch113: 1 = pull-down current off for all 0010 = ch20010 = ch2channels 0011 = ch30011 = ch3\$38 12, 11: 10 = bypass current on for (I) W 0 0 00 10 1 **LPDIAGREQ** 0100 = ch40100 = ch4RES_MEAS_CHSEL channel, off for the 0101 = ch50101 = ch510: 1 = ISINK on for RES_MEAS_CHSEL 0110 = ch60110 = ch6channel, off for the others 0111 = ch70111 = ch79, 8: 00 = VRCM not connected 1000÷1111 = none 1000÷1111 = none

Table 36. Squib resistance measurements (second step) - LPDIAGREQ register

2. R = READ, W = WRITE

AN5759 - Rev 5 page 41/87

^{1.} I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING



The second step of the measurement is the read out of the voltage between SFx and SRx, named resistance into ADC addressing.

This measurement considers the leakage that may be present on the SFx and SRx pins.

As the previous measurement, also this is readable by the microcontroller, via 10 bit ADC, through the same dedicated request.

The registers to be read are still the four DIAGCTRL_X.

Once read the ADC measurement, to obtain the value it is necessary to consider the divider ratio of the ADC. In case of resistance x, it is 1:1.

In LPDIAGSTAT it is possible to verify on which channel the resistance measurement has been performed (see the Table 37):

15:12 11.8 7.4 3.0 \$37 LPDIAGSTAT R RES MEAS CHSEL LEAK CHSEL 0000 = ch00000 = ch019 18 17 R 0001 = ch10001 = ch10010 = ch20010 = ch20011 = ch30011 = ch3Х 19: 0 = low level diagnostic 0100 = ch40100 = ch40 0 0 0 0101 = ch50101 = ch50110 = ch60110 = ch60111 = ch70111 = ch71000÷1111 = none 1000÷1111 = none

Table 37. Squib resistance measurements (second step) - LPDIAGSTAT register

- 2. R = READ, W = WRITE
- 3. Further bit over the 16 standard.

Having the microcontroller these two measurements (that are two voltage drops across SF and SR), the squib resistance is so calculated:

$$\Delta V_{OUT} = (SFx - SRx)_1 - (SFx - SRx)_2 \tag{3}$$

$$R_{SQUIB} = \frac{\Delta V_{OUT}}{G * ISRC} \tag{4}$$

With:

- $G = 5.25 \pm 2\%$ (differential amplifier gain)
- ISRC = 40 mA ± 5%

Immediately after the ADC read-out, ISRC is automatically switched OFF to reduce the power consumption.

Example:

- ADC_{1ST CONVERSION} = 0b0100111000 = 312
- ADC_{2ND CONVERSION} = 0b0010000001 = 129
- $\Delta_{ADC} = 312 129 = 183$

In order to obtain the result in Volt, being the ADC characteristic linear:

$$2.5 V: 1024 = x: \Delta_{ADC} \rightarrow x = \frac{183 * 2.5 V}{1024} = 0.44 V$$
 (5)

In order to obtain resistance value, considering typical factors:

$$R_{SQUIB} = \frac{x}{G*ISRC} = \frac{0.44 \, V}{5.25*40 \, mA} = 2.1 \, \Omega \tag{6}$$

AN5759 - Rev 5 page 42/87

^{1.} I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING




4.1.8 High squib resistance diagnostic

The aim of the test is to understand if the squib resistor is below 200 Ω , between 500 Ω and 2 k Ω , or beyond 5 k Ω .

In case of a very high squib resistance, there is the possibility to set a lower ISRC current, through the ISRC_CURR_SEL bit, bit 14 in the \$38 LPDIAGREQ register. In this way, ADC maintains a good dynamic.

The Figure 22, referred to ISRC = 40 mA, is true also in case of ISRC = 8 mA.

Figure 22. High squib resistance diagnostic



Through this set-up (see the Figure 22):

- The ISINK is connected to the SRx.
- The squib is correctly connected between SFx and SRx.
- SRx is internally connected to ISINK that can sink the current.

Note:

In Pyro Fuse Application with channels shorted together, the high squib resistance measurement should be the same on all channels.

The correspondent set up is done by setting the \$38 LPDIAGREQ properly (see the Table 38):

AN5759 - Rev 5 page 43/87



	(1)	(2)	15	14	13	12:11	10	9:8	7:4	3:0	
									RES_MEAS_CHSEL	LEAK_CHSEL	
									0000 = ch0	0000 = ch0	15: 0 = low level diagnostic
									0001 = ch1	0001 = ch1	14: 0 = ISRC = 40 mA, 1 = ISRC = 8 mA
									0010 = ch2	0010 = ch2	13: 1 = pull-down current off for all
\$38	415	۱۸/		0/4		00		0.4	0011 = ch3	0011 = ch3	channels
LPDIAGREQ	(1)	W	U	0/1	1	00	1	01	0100 = ch4	0100 = ch4	12, 11: 00 = ISRC off for all channels
									0101 = ch5	0101 = ch5	10: 1 = ISINK on for RES_MEAS_CHSEL channel, off for the others
									0110 = ch6	0110 = ch6	9, 8: 01 = VRCM connected to SFx
									0111 = ch7	0111 = ch7	(LEAK_CHSEL channel)
									1000÷1111 = none	1000÷1111 = none	

Table 38. High squib resistance diagnostic - LPDIAGREQ register

ISINK and VRCM have to be addressed to the same channel, that means RES_MEAS_CHSEL (bit[7:4]) and LEAK_CHSEL (bit[3:0]) are equal. If there is a wrong selection in the two fields there is no notice of the mistake.

Through this set-up, the VRCM is connected to SFx and ISINK to SRx. Current flowing through SFx is measured and compared with the ISRlow and ISRhigh (6 mA and 0.7 mA respectively) thresholds to identify in which range the resistor measured is.

- HSR HIGH = $R_{SquibHigh}$ = 2 k Ω ÷ 5 k Ω
- HSR LOW = $R_{SquibLow}$ = 200 Ω ÷ 500 Ω

In case of low resistance value, as with 2 Ω load, VRCM sees a path from SRx and GND, so STG (very low impedance towards ground) could be detected (see the Table 39).

Read out of these bits has to be done before the next diagnostic request, because these bits are not latched.

(1) (2) 15:14 | 13 | 12 11:8 6 5 4 3:0 RES_MEAS_CHSEL \$37 LPDIAGSTAT LEAK_CHSEL R 0000 = ch00000 = ch019 | 18 | 17 | 16 R 19: 0 = low level diagnostic 0001 = ch10001 = ch113: 0 = resis < HSR HIGH 0010 = ch20010 = ch21 = resis > HSR HIGH 0011 = ch30011 = ch3X 0/1 X 1 0 1 12: 0 = resis < HSR LOW 0100 = ch40100 = ch41 = resis < HSR LOW 0 0 0 0101 = ch50101 = ch56: 1 = STG detected 0110 = ch60110 = ch64: 1 = VRCM to SFx 0111 = ch70111 = ch71000÷1111 = none 1000÷1111 = none

Table 39. High squib resistance diagnostic - LPDIAGSTAT register

- 1. I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING
- 2. R = READ, W = WRITE
- 3. Further bit over the 16 standard.

AN5759 - Rev 5 page 44/87

^{1.} I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

^{2.} R = READ, W = WRITE



4.1.9 High Side FET diagnostic

The test is possible only in the diagnostic phase.

Before running this test, VRCM has to be previously validated and leakage tests have to be already performed with no fails found. At this point, the HIGH SIDE FET test can be performed.




Figure 23. High Side FET diagnostic

ISRC and ISINK are kept off and VRCM is connected to SFx (see the Figure 23) through the LEAK_CHSEL bits in the LPDIAGREQ register (see the Table 40). The High Side FET test is enabled through the SYSDIAGREG register.

AN5759 - Rev 5 page 45/87

	(1)	(2)	15	14	13	12:11	10	9:8	7:4		3	:0		
									RES_MEAS_CHSEL	LE	AK_	CHSI	EL	
									0000 = ch0	C	0000	= ch()	15: 0 = low level diagnostic
									0001 = ch1	C	0001	= ch	1	14: 0 = ISRC = 40 mA
									0010 = ch2	(010	= ch2	2	13: 1 = pull-down current off for all
\$38 LPDIAGREQ	(I)	W	0	0	1	00	0	01	0011 = ch3	(0011	= ch3	3	channels
ψου Ει Βιποπεα	(1)	•			·	00		0.	0100 = ch4	C	0100	= ch4	4	12, 11: 00 = ISRC off for all channels
									0101 = ch5	C	0101	= ch	5	10: 0 = ISINK off for all channels
									0110 = ch6	(0110	= ch6	6	9, 8: 01 = VRCM connected to SFx
									0111 = ch7	(0111	= ch7	7	(LEAK_CHSEL channel)
									1000÷1111 = none	1000)÷11	1 = r	none	
\$36 SYSDIAGREQ	D	W	Х	Х	Х	Х	Х	Х		0	1	1	1	DSTEST: 0111 = HS FET active

Table 40. High Side FET diagnostic - LPDIAGREQ and SYSDIAGREQ registers

Test result

The High Side FET test turns ON the HS power: if it turns ON correctly, SFx is connected to SSxy which is at VER voltage through the resistor R in parallel to the safing FET.

During the test, the device monitors the current flowing through VRCM.

If the High Side FET works properly, this current exceeds the thresholds I_{HSFET} , that is 1.8 mA \pm 10%, and the channel is immediately turned off.

In case the current doesn't exceed the limit mentioned, after the time $T_{FETTIMEOUT}$, that is 200 μ s, the test is terminated, and the output is turned off.

During the T_{FETTIMEOUT} period, FET activation is flagged through a bit, FETON, readable via SPI.

In any condition, the current in SFx doesn't exceed I_{SVRCM} (I_{LIM_SRC} = -20 ÷ -10 mA and I_{LIM_SNK} = 10 ÷ 20 mA), and during the FET test the energy provided to the squib is limited at $E_{FETtest}$ (< 170 μ J).

					(1)	(2)	15	14:12	11:8	7	6	5	4	3:0	
\$3	37 LF	PDIA	GST	AΤ		R			RES_MEAS_CHSEL					LEAK_CHSEL	
(3)	19	18	17	16		R			0000 = ch0					0000 = ch0	19: 0 = low level diagnostic
									0001 = ch1					0001 = ch1	15: 0 = FET off during diagnostic,
									0010 = ch2					0010 = ch2	1 = FET on during diagnostic
							0/1		0011 = ch3	0	0	1	1	0011 = ch3	7: 0 = no short between loops
	0	0	0	0					0100 = ch4					0100 = ch4	6: 0 = STG not detected
									0101 = ch5					0101 = ch5	5: 1 = STB detected
									0110 = ch6					0110 = ch6	4: 1 = VRCM connected to SFx
									0111 = ch7					0111 = ch7	
									1000÷1111 = none					1000÷1111 = none	

Table 41. High Side FET diagnostic - LPDIAGSTAT register

Possible results for High Side FET test are (see the Table 41):

• STB = 1 and STG = $0 \rightarrow ok$.

AN5759 - Rev 5 page 46/87

^{1.} I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

^{2.} R = READ, W = WRITE

^{1.} I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

^{2.} R = READ. W = WRITE

^{3.} Further bit over the 16 standard.



• STB = 0 or STG = 1 → missing SSxy connection during FET test, or High Side not switched ON, or short to GND during FET test.

STG and STB, after FET test, are latched. They are cleared through a new LPDIAGREQ or a new SYSDIAGREQ.

Note:

- If VRCM is not previously connected to the SFx and the test is run, a dangerous condition could happen.
- In case of SRx shorted to GND, when the HS is turned ON, even if the current flowing through the squib is greater than IHSFET, the HS is not immediately turned off and the current flows through the squib until T_{FETTIMEOUT} expires. This could determine an undesired deployment.

AN5759 - Rev 5 page 47/87



4.1.10 Low Side FET diagnostic

The test is possible only in the diagnostic phase.

Before running this test, VRCM has to be previously validated and leakage tests have to be already performed with no fails found. At this point, the LOW SIDE FET test can be performed.




Figure 24. Low Side FET diagnostic

ISRC and ISINK are kept off and VRCM is connected to SRx (see the Figure 24) through the LEAK_CHSEL bits in the LPDIAGREG register (see the Table 42). The Low Side FET test is enabled through the SYSDIAGREG register.

(1) (2) 15 14 13 12:11 10 9:8 7:4 3:0 RES_MEAS_CHSEL LEAK_CHSEL 0000 = ch00000 = ch015: 0 = low level diagnostic 0001 = ch10001 = ch114: 0 = ISRC = 40 mA 0010 = ch20010 = ch213: 1 = pull-down current off for all 0011 = ch30011 = ch3channels \$38 LPDIAGREQ (I) W 0 0 1 00 0 10 0100 = ch40100 = ch412, 11: 00 = ISRC off for all channels 0101 = ch50101 = ch510: 0 = ISINK off for all channels 9, 8: 10 = VRCM connected to SRx 0110 = ch60110 = ch6(LEAK_CHSEL channel) 0111 = ch70111 = ch71000÷1111 = none 1000÷1111 = none \$36 SYSDIAGREQ D W X X Χ Χ 0 DTEST: 1000 = LS FET active Χ 0

Table 42. Low Side FET diagnostic - LPDIAGREQ and SYSDIAGREQ registers

AN5759 - Rev 5 page 48/87

^{1.} I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING



2. R = READ, W = WRITE

Test result

The Low Side FET test turns ON the LS power: if it turns ON correctly, SRx is connected to SGxy.

During the test, the device monitors the current flowing through VRCM.

If the Low Side FET works properly, this current exceeds the thresholds I_{HSFET} , that is 1.8 mA \pm 10%, and the channel is immediately turned off.

In case the current doesn't exceed the limit mentioned, after the time $T_{FETTIMEOUT}$, that is 200 μ s, the test is terminated, and the output is turned off.

During the T_{FFTTIMFOUT} period, FET activation is flagged through a bit, FETON, readable via SPI.

In any condition, the current in SRx doesn't exceed I_{SVRCM} (I_{LIM_SRC} = -20 ÷ -10 mA and I_{LIM_SNK} = 10 ÷ 20 mA), and during the FET test the energy provided to the squib is limited at $E_{FETtest}$ (< 170 μ J).

					(1)	(2)	15	14:12	11:8	7	6	5	4	3:0	
\$3	37 LF	PDIA	GST	AΤ		R			RES_MEAS_CHSEL					LEAK_CHSEL	
(3)	19	18	17	16		R			0000 = ch0					0000 = ch0	19: 0 = low level diagnostic
									0001 = ch1					0001 = ch1	15: 0 = FET off during diagnostic,
									0010 = ch2					0010 = ch2	1 = FET on during diagnostic
							0/1		0011 = ch3	0	1	0	0	0011 = ch3	7: 0 = no short between loops
	0	0	0	0					0100 = ch4					0100 = ch4	6: 1 = STG detected
									0101 = ch5					0101 = ch5	5: 0 = STB not detected
									0110 = ch6 0111 = ch7					0110 = ch6 0111 = ch7	4: 0 = VRCM connected to SRx
									1000÷1111 = none					1000÷1111 = none	

Table 43. Low Side FET diagnostic - LPDIAGSTAT register

- 1. I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING
- 2. R = READ. W = WRITE
- 3. Further bit over the 16 standard.

Possible results for Low Side FET test are (see the Table 43):

- STB = 0 and STG = 1 → ok
- STB = 1 or STG = $0 \rightarrow$ short to battery in Low Side, or Low Side not switched ON.

STG and STB, after FET test, are latched. They are cleared through a new LPDIAGREQ or a new SYSDIAGREQ.

Note:

- Ground loss (SGxy) is not detected through FET test because there is a diode between SGxy and the substrate.
- If VRCM is not previously connected to the SRx and the test is run, a dangerous condition could happen.
- In case of SFx shorted to SSxy, when the LS is turned ON, even if the current flowing through the squib is greater than I_{LSFET}, the LS is not immediately turned off and the current flows through the squib until T_{FETTIMEOUT} expires. This could determine an undesired deployment.
- In case of SRx shorted to SSxy, when the LS is turned ON, even if the current flowing through it is greater than I_{LSFET}, the LS not immediately turned off and the current flows until T_{FETTIMEOUT} expires. Such a high current could damage the LS power.

AN5759 - Rev 5 page 49/87



4.1.11 Loss of ground

This test is based on the voltage of the ground pin, SGxy, during the squib resistor measurement or the High Side driver diagnostic.

Any voltage shift of the SGxy pin over V_{SGopen} , that is 400 to 800 mV, is considered loss of ground, readable in the LP_GNDLOSS register (see the Table 44).

Table 44. Loss of ground - LP_GNDLOSS register

					(1)	(2)	15:8	7	6	5	4	3	2	1	0	
,	\$26 LF	P_GN	DLOS	S		R										0 = no logo of ground
(3)	19	18	17	16		R	0	CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0	0 = no loss of ground 1 = loss of ground
	0	0	0	0												1 1000 of ground

^{1.} I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

GNDLOSSx is set considering tSGopen filter time (46 to 50 µs) and it is cleared upon read.

4.1.12 Safing FET diagnostic

The aim of the test is to verify the SSxy voltage level.

VSF is turned ON via SPI through the DSTEST bit of the \$36 SYSDIAGREQ register (see the Table 45).

Table 45. Safing FET diagnostic - SYSDIAGREQ register

	(1)	(2)	15:4	3:0
\$36 SYSDIAGREQ	D	۱۸/	V	DSTEST
\$30 3 I SDIAGREQ		VV	^	0110 = VSF regulator active

^{1.} I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

2. R = READ, W = WRITE

AN5759 - Rev 5 page 50/87

^{2.} R = READ, W = WRITE

^{3.} Further bit over the 16 standard.



VSF and SSxy voltages are readable by the microcontroller through the ADC converter in the \$3X DIAGCTRL_x registers (see the Table 46).

(1) (2) 7 6 5 4 3 2 1 0 15 14 13 12 8 ADCREQ X \$2A = VSF \$36 = SS0 \$37 = SS1 \$3X DIAGCTRL_X \$38 = SS2 W Х Χ Χ Χ Χ Χ XX Χ X = A, B, C, D\$39 = SS3 \$3A = SS4 \$3B = SS5 \$3C = SS6 \$3D = SS7 19 18 17 16 19: 1 = conversion finished ADCREQ_X \$2A = VSF \$36 = SS0 \$37 = SS1 R \$38 = SS2 ADCREQ_X 1 0 0 ADCREQ_X 10 bit ADC result \$39 = SS3 \$3A = SS4 \$3B = SS5 \$3C = SS6 \$3D = SS7

Table 46. Safing FET diagnostic - DIAGCTRL_X register

Once read the ADC measurement, to obtain the voltage value it is necessary to consider the divider ratio of the ADC. In case of SSxy, it is 15:1.

In the Figure 25 a possible solution to perform the test is represented. Such a solution allows performing SAFING FET test only if the external reserve capacitor CER has been charged.

AN5759 - Rev 5 page 51/87

^{1.} I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

^{2.} R = READ, W = WRITE

^{3.} Further bit over the 16 standard.




Figure 25. Safing FET diagnostic

It also requires an external component network and two commands from the microcontroller, μP_cmd1 and μP_com2 . Depending on the status of the VSF (ON or OFF) and on the commands from the microcontroller, the cases described in the Figure 26 can occur.

 VSF μP_cmd1
 μP_cmd2
 SSxy pin voltage range = VDEPLOY – Vdiode =
 normal operating

 ON 1
 1
 FET reg and Diagnostic enabled

 Image: Size of the control of the co

Figure 26. Safing FET diagnostic - Test cases

AN5759 - Rev 5 page 52/87



In the first case of the Figure 25, μ p_cmd1 = μ p_cmd2 = 1, so the external FET is working in voltage regulator mode (with VSF ON) and the voltage on the SSxy pin is:

$$V_{SSxy} = VSF - V_{CEsat} - V_{DIODE} - V_{GS} - V_{DIODE}$$
 (7)

The expected value read on ADC, depending on all the parameter variations, is in the range of 10 V÷22 V. In the second case, up cmd1=0, up cmd2=1, so the external FET is off and the voltage on the SSxy pin is:

$$V_{SSxy} = V_{CEsat} + (VER - V_{CEsat}) * \frac{100 \Omega}{100 \Omega - 360 \Omega} - V_{DIODE}$$
 (8)

The expected value read on ADC, depending on all the parameter variations, is in the range of 4 V÷7 V. In the third case everything is disabled, so the voltage on SSxy is expected to be close to VER:

$$V_{SSxy} \approx VER - V_{DIODE} \tag{9}$$

In case of an ADC reading out of the expected range, it has to be considered as a faulty condition.

Once $\mu p_{cmd2} = 1$, capacitors on the SSxy pins are discharged through the 4.7 k Ω resistor. This requires about 1ms to reach steady state, so a proper time should be elapsed before running the ADC conversion.

Besides, in order to guarantee more safety, it is possible to read the voltage on VDEPLOY net through a voltage divider which is sensed by ADC of the microcontroller.

In order to guarantee redundancy on safing FET enabling, two independent conditions must be verified. The assertion of the two conditions must come from two separate activation logics.

In the solution here presented, the first condition (VSF switch ON) comes from the IC in arming state, while the second one (µp cmd1 asserted) comes from the microcontroller.

In case the ARMING algorithm is run by the microcontroller, the circuit which turns on the safing FET can be removed (both MUN5332DW1 and S1G diode):

- VSF can be connected directly to the FET gate.
- μp cmd1 and μp cmd2 can be used to drive ARMx and FENL.

The values of the two resistors could be increased in order to reduce power dissipation.

Two guidances should be followed:

- The resistors should be big enough to avoid triggering inadvertent deployment due to short to ground/ battery.
- The resistors should be low to have a better precision when the ADC read is performed (the bigger is the value, the bigger is the uncertainty).

For example, 0805 1% thick film resistors can be used, 2 x 221 Ω and 2 x 110 $\Omega.$

4.1.13 Deployment time diagnostic

The aim of the test is to pass to the microcontroller the deploy time information that the IC has stored with the previous SPI commands.

This test is possible only in DIAG state.

Table 47. Deployment time diagnostic - SYSDIAGREQ register

	(1)	(2)	15:4	3:0
\$36 SYSDIAGREQ	D	W	_	DSTEST
\$30 STSDIAGREQ	D	VV	^	1001 = output timing on ARM1 pin

^{1.} I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

2. R = READ, W = WRITE

Once the \$36 SYSDIAGREQ register is set for output timing on the ARM1 pin check (see the Table 47), even if the test has been performed, it is not possible any modification in the deployment channel configuration (\$06 DCR $0 \div $0D$ DCR 7 registers).

This feature prevents any modification in the deployment time and deployment current after the test has been performed and, therefore, it is no longer visible by the microcontroller.

AN5759 - Rev 5 page 53/87

To modify again the deployment channel configuration (DCR_x registers) it is first necessary to change the DSTEST request, and secondly to modify the deployment channel configuration itself as previously done.

Test result

Once the test is ongoing, a signal 0 V \rightarrow 5 V/3.3 V (depending on VCCSEL) is output on the ARM1 pin, which reports in sequence, from channel 0 to channel 7, the deployment time programmed, with an 8ms delay between each channel. Starting from ch0, the ARM1 signal is high for the deploy time of ch0; then it remains low until the next pulse corresponding to the channel 1 occurs (8ms delay between each pulse to start); the same happens with all the other channels (see the Figure 27, Figure 28 and Figure 29).

The microcontroller can test the latest deployment time programmed in the DCR_x registers measuring the duration of the high ARM1 pulse.

If the test is performed on a channel with no deployment time previously configured, the high ARM1 pulse lasts $8 \mu s$.

If the combination time/current deployment programmed for a channel is wrong, then the combination time/current deployment turns back to the default value. In case the deployment time is monitored through the ARM1 signal, the default one is output.






Figure 27. Deployment time diagnostic sequence

AN5759 - Rev 5 page 54/87

Figure 28. Deployment time - No configuration





AN5759 - Rev 5 page 55/87




Figure 29. Deployment Time

Ch0: depl time=0.5ms, depl curr=1.2A, Ch1: depl time=0.7ms, depl curr=1.2A, Ch2: depl time=2ms, depl curr=1.2A,

Ch3: depl time=2ms, depl curr=1.75A → turns to depl time=0.5ms, depl curr=1.2A

AN5759 - Rev 5 page 56/87



4.2 High level diagnostic

The device performs the measurement, as requested by the microcontroller, through the LPDIAGREQ register. Based on the requests from the microcontroller, diagnostics run according to the setups described for the low level mode but each test set up is driven step by step by the IC itself.

The IC timing schedule is selected through the HI_LEV_DIAG_TIME bit in INIT (see the Table 48):

Table 48. High level diagnostic

	(1)	(2)	15	14:11	10	9:8	7:5	4	3:0	
\$01 SYS_CFG	I	W		Х	0	x	X	x	Х	10: HI_LEV_DIAG_TIME 0 = short time 1 = long time
\$38 LPDIAGREQ	(1)	W	1	X	X	×	HIGH_LEVEL_DIAG_SEL 000 = no diag selected 001 = VRCM check 010 = leakage check 011 = short between loops check 100 = unused 101 = squib resistance range check 110 = squib res measure 111 = FET test	SQP	LOOP_DIAG_CHSEL 0000 = ch0 0001 = ch1 0010 = ch2 0011 = ch3 0100 = ch4 0101 = ch5 0110 = ch6 0111 = ch7 1000÷1111 = none	15: 1 = high level diagnostic 4: 0 = leakage test on SRx, 1 = leakage test on SFx

^{1.} I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

In case of high level diagnostic selection, the IC automatically schedules the preparatory tasks to be eventually run in order to perform the required diagnostic.

The flow chart in the Figure 30 shows the time sequence implemented:

AN5759 - Rev 5 page 57/87

^{2.} R = READ, W = WRITE




Figure 30. High level diagnostic flow


AN5759 - Rev 5 page 58/87

The FP bit in the LPDIAGSTAT register is available only in case of high level diagnostic selected. It is stuck at 0 otherwise.

Once a test which requires preliminary measurement phases is selected (i.e. leakage test and FET test), this bit is set if the diagnostic procedure has been stopped because of a fault recorded in such a preliminary step.

Two diagnostic flows are implemented, as shown in the Figure 31 and Figure 32:


Figure 31. High level loop diagnostic flow 1



AN5759 - Rev 5 page 59/87



Figure 32. High level loop diagnostic flow 2



AN5759 - Rev 5 page 60/87



4.2.1 VRCM check - High Side

HS FET diagnostic: check VRCM functionality First we use ISRC current generator to check VRCM block ISRC SSx Вура Squib resistance measure (system error < 8%) WW Vref=2v5 χN A to D Squib loop 10bit Rsquib driver and Tot err = ±4LSB LSB = 2.5/1024 V 1Ωto 10Ω diagnostic blocks HV analog MUX Gain = 5.25 Vgnd or VBat lpulldown Squib resistor HIGH Short to GND Rleak >10ΚΩ no detection Rleak <1ΚΩ detection Squib resistor LOW 111 ISINK Short to BAT Rleak >10KΩ no detection Rleak <1KΩ detection

Figure 33. VRCM check - High Side (Diagnostic)

The correspondent set up (see the Figure 33) is done by setting the \$38 LPDIAGREQ register properly (see the Table 49).

15 14:8 7:5 3:0 LOOP DIAG CHSEL 0000 = ch00001 = ch10010 = ch2HIGH_LEVEL_DIAG_SEL 0011 = ch315: 1 = high level diagnostic \$38 LPDIAGREQ Χ 1 (l) W 1 001 = VRCM Check 0100 = ch44: 1 = leakage test on SFx 0101 = ch50110 = ch60111 = ch71000÷1111 = none

Table 49. VRCM check, High Side - LPDIAGREQ register

2. R = READ, W = WRITE

AN5759 - Rev 5 page 61/87

^{1.} I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING



The result of the diagnostic is readable in the \$37 LPDIAGSTAT register (see the Table 50) and shown in the Figure 34:

(1) (2) 7 6 5 4 15:12 11:8 3:0 \$37 LPDIAGSTAT R LOOP_DIAG_CHSEL 0000 = ch019 18 17 16 R 0001 = ch119: 1 = high level diagnostic 0010 = ch218: 1 = high level diag is running HIGH_LEVEL_DIAG_SEL 0011 = ch37: 0 = no short between loops 0 0 1 1 Χ 0001 = VRCM Check 0100 = ch46: 0 = STG not detected 0/1 0 0 0101 = ch55: 1 = STB detected 0110 = ch64: 1 = leakage test on SFx 0111 =ch7 1000÷1111 = none

Table 50. VRCM check, High Side - LPDIAGSTAT register

- 1. I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING
- 2. R = READ, W = WRITE
- 3. Further bit over the 16 standard.




Figure 34. VRCM check - High Side waveform (Diagnostic)

VRCM check, once required, is not run one shot on both HS and LS, but the microcontroller selects through the SQP bit the High Side or the Low Side.

AN5759 - Rev 5 page 62/87



4.2.2 VRCM check - Low Side

LS FET diagnostic: check VRCM functionality Second we use ISINK current generator to check VRCM block ISRC Bypass Squib resistance measure (system error < 8%) Vgnd or VBat -WW χN A to D Squib loop driver and Rsquib Tot err = ±4LSB LSB = 2.5/1024 V 1Ω to 10Ω diagnostic blocks HV analog MUX Gain = 5.25 3v3 supply Vgnd or VBat Ipulldown Squib resistor HIGH Short to GND Rleak >10KΩ no detection Rleak <1KΩ detection Squib resistor LOW 11 ISINK

Figure 35. VRCM check - Low Side (Diagnostic)

The correspondent set up (see the Figure 35) is done by setting the \$38 LPDIAGREQ register properly (see the Table 51).

(1) (2) 15 LOOP_DIAG_CHSEL 0000 = ch00001 = ch10010 = ch2HIGH_LEVEL_DIAG_SEL 0011 = ch315: 1 = high level diagnostic \$38 LPDIAGREQ 0 **(l)** W Χ 1 001 = VRCM Check 0100 = ch44: 0 = leakage test on SRx 0101 = ch50110 = ch60111 = ch71000÷1111 = none

Table 51. VRCM check, Low Side - LPDIAGREQ register

Being ISRC and VRCM connected to SFx, if VRCM works correctly, short to battery, readable in the \$37 LPDIAGSTAT register, is asserted for the channel selected (see the Table 52).

AN5759 - Rev 5 page 63/87

^{1.} I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

^{2.} R = READ, W = WRITE



Table 52. VRCM check, Low Side - LPDIAGSTAT register

					(1)	(2)	15:12	11:8	7	6	5	4	3:0	
\$3	37 LI	PDIA	GSTA	AΤ		R							LOOP_DIAG_CHSEL	
(3)	19	18	17	16		R							0000 = ch0	
													0001 = ch1	19: 1 = high level diagnostic
													0010 = ch2	18: 1 = high level diag is running
							x	HIGH_LEVEL_DIAG_SEL	0	1	0	0	0011 = ch3	7: 0 = no short between loops
							^	0001 = VRCM Check	U	'	U	U	0100 = ch4	6: 1 = STG detected
	1	0/1	0	0									0101 = ch5	5: 0 = STB not detected
													0110 = ch6	4: 0 = leakage test on SRx
												0111 = ch7		
													1000÷1111 = none	

^{1.} I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

VRCM check, once required, is not run one shot on both HS and LS, but the microcontroller selects through the SQP bit the High Side or the Low Side.

AN5759 - Rev 5 page 64/87

^{2.} R = READ, W = WRITE

^{3.} Further bit over the 16 standard.



4.2.3 Leakage test - High Side

HS Leakage test Ipulldown OFF on loop under measure, ON on the others Voltage Regulator Current Monitor circuit: fix SFx pin voltage to 2v5 ISRC - read current through SFx pin - compare current with a threshold Squib resistance measure (system error < 8%) W RLeak χN Squib loop driver and Rsquib Tot err = ±4LSB LSB = 2.5/1024 V Voffse 1Ω to 10Ω diagnostic blocks HV analog MUX Gain = 5.25 3v3 supply Vgnd or VBat Ipulldown Squib resistor HIGH Short to GND Rleak >10KΩ no detection Rleak <1KΩ detection 11 ISINK Short to BAT Rleak >10KΩ no detection Rleak <1KΩ detection

Figure 36. Leakage test - High Side (Diagnostic)

The correspondent set up (see the Figure 36) is done by setting the \$38 LPDIAGREQ register properly (see the Table 53).

(1) (2) 15 14:8 7:5 3:0 LOOP_DIAG_CHSEL 0000 = ch00001 = ch10010 = ch2HIGH_LEVEL_DIAG_SEL 0011 = ch315: 1 = high level diagnostic 1 \$38 LPDIAGREQ (I) W Х 010 = leakage test 0100 = ch44: 1 = leakage test on SFx 0101 = ch50110 = ch60111 = ch71000÷1111 = none

Table 53. Leakage test, High Side - LPDIAGREQ register

The result of the diagnostic is readable in the \$37 LPDIAGSTAT register (see the Table 54):

AN5759 - Rev 5 page 65/87

^{1.} I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

^{2.} R = READ, W = WRITE



					(1)	(2)	15:12	11:8	7	6	5	4	3:0	
\$	37 LI	PDIA	GST	ΑТ		R							LOOP_DIAG_CHSEL	
(3)		18	17	16		R	X	HIGH_LEVEL_DIAG_SEL 0010 = LEAKAGE Check	0	0	0	1	0000 = ch0 0001 = ch1 0010 = ch2 0011 = ch3 0100 = ch4 0101 = ch5 0110 = ch6	19: 1 = high level diagnostic 18: 1 = high level diag is running 16: 0 = no fault before test 15: 0 = FET off during diagnostic 7: 0 = no short between loops 6: 0 = STG not detected 5: 0 = STB not detected 4: 1 = leakage test on SFx
												0111 = ch7 1000÷1111 = none	4. T = leakage test off of X	

Table 54. Leakage test, High Side - LPDIAGSTAT register

- 1. I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING
- 2. R = READ, W = WRITE
- 3. Further bit over the 16 standard.

Depending on the value of the capacitors mounted on the ECU, the same high level diagnostic can be performed setting the HI_LEV_DIAG_TIME bit in order to increase the time of the internal diagnostic finite state machine operation (see the Figure 37 and Figure 38).




Figure 37. Leakage check - High Side waveform, short time (Diagnostic)

AN5759 - Rev 5 page 66/87




Figure 38. Leakage check - High Side waveform, long time (Diagnostic)

This bit can be written only in INIT state.

In case HI_LEV_DIAG_TIME has to be written, the microcontroller should do it before the RST activation after the initial 500 ms are expired.

This timeout could be disabled through bit WD1_TOVR in the \$01 SYS_CFG register (see the Table 55).

(1) (2) 0 15:13 12 11 10 9:1 10: HI_LEV_DIAG_TIME 0 = short time \$01 SYS_CFG 1 W Χ 1 1 = long time 0: WD1_TOVR 1 = timeout disabled

Table 55. Leakage test, High Side - SYS_CFG register

- 1. I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING
- 2. R = READ, W = WRITE

Note:

In Pyro Fuse Application with channels shorted together, a leakage on a channel causes a fault on all the channels.

AN5759 - Rev 5 page 67/87



4.2.4 Leakage test - Low Side

LS Leakage test Ipulldown OFF on loop under measure, ON on the others Voltage Regulator Current Monitor circuit: fix SRx pin voltage to 2v5 ISRC read current through SRx pin compare current with a threshold SSx Squib resistance measure (system error < 8%) √W 11 χN A to D Sauib loop 10bit Rsquib driver and Toterr = ±4LSB LSB = 2.5/1024 V 1Ω to 10Ω diagnostic blocks HV analog MUX Gain = 5.25 3v3 supply Ipulldown Squib resistor HIGH -WW Short to GND Rleak >10KΩno detection Rleak <1KΩdetection 11 ISINK Short to BAT

Figure 39. Leakage test - Low Side (Diagnostic)

The correspondent set up (see the Figure 39) is done by setting the \$38 LPDIAGREQ register properly (see the Table 56).

Rleak >10KΩno detect Rleak <1KΩdetection

(1) (2) 15 14:8 7:5 3:0 LOOP_DIAG_CHSEL 0000 = ch00001 = ch10010 = ch2HIGH_LEVEL_DIAG_SEL 0011 = ch315: 1 = high level diagnostic 0 \$38 LPDIAGREQ **(l)** W Х 010 = leakage test 0100 = ch44: 0 = leakage test on SRx 0101 = ch50110 = ch60111 = ch71000÷1111 = none

Table 56. Leakage test, Low Side - LPDIAGREQ register

The result of the diagnostic is readable in the \$37 LPDIAGSTAT register (see the Table 57).

AN5759 - Rev 5 page 68/87

^{1.} I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

^{2.} R = READ, W = WRITE



Table 57. Leakage test, Low Side - LPDIAGSTAT register

					(1)	(2)	15:12	11:8	7	6	5	4	3:0	
\$3	37 LF	PDIA	GSTA	AΤ		R							LOOP_DIAG_CHSEL	
(3)	19	18	17	16		R							0000 = ch0	
													0001 = ch1	19: 1 = high level diagnostic
													0010 = ch2	18: 1 = high level diag is running
							X	HIGH_LEVEL_DIAG_SEL	0	0	0	0	0011 = ch3	7: 0 = no short between loops
		0/4	4 0 0			^	0010 = leakage test	U	U	U	U	0100 = ch4	6: 0 = STG not detected	
	1	0/1	0	0 0									0101 = ch5	5: 0 = STB not detected
													0110 = ch6	4: 0 = leakage test on SRx
												0111 = ch7		
													1000÷1111 = none	

^{1.} I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

Note:

In Pyro Fuse Application with channels shorted together, a leakage on a channel causes a fault on all the channels.

AN5759 - Rev 5 page 69/87

^{2.} R = READ, W = WRITE

^{3.} Further bit over the 16 standard.



4.2.5 Short between loops

The correspondent set up is done by setting the \$38 LPDIAGREQ properly (see the Table 58).

Table 58. Short between loops - LPDIAGREQ register

	(1)	(2)	15	14:8	7:5	4	3:0	
					HIGH_LEVEL_DIAG_SEL 011 = short between loop		LOOP_DIAG_CHSEL	
							0000 = ch0	
							0001 = ch1	
							0010 = ch2	
#20 I DDIA CDEO	(1)	١٨/	1	Х		0/1	0011 = ch3	15: 1 = high level diagnostic4: 0/1 = leakage test on SRx/SFx
\$38 LPDIAGREQ	(1)		'	^			0100 = ch4	
							0101 = ch5	
							0110 = ch6	
							0111 = ch7	
							1000÷1111 = none	

^{1.} I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

The result of the diagnostic is readable in the \$37 LPDIAGSTAT register (see the Table 59).

Table 59. Short between loops - LPDIAGSTAT register

				(1)	(2)	15:12	11:8	7	6	5	4	3:0		
	\$37 LPDIAGSTAT			R							LOOP_DIAG_CHSEL			
(3	19	18	17	16		R		HIGH_LEVEL_DIAG_SEL 0011 = short between loop					0000 = ch0	
													0001 = ch1	19: 1 = high level diagnostic
	1 0/									0 0 0		0/1	0010 = ch2	18: 1 = high level diag is running
							X		0		0		0011 = ch3	7: 0 = no short between loops
		0/4	_				^		0	U	U		0100 = ch4	6: 0 = STG not detected
		0/1	0	0									0101 = ch5	5: 0 = STB not detected
													0110 = ch6	4: 0/1 = leakage test on SRx/SFx
													0111 = ch7	
													1000÷1111 = none	

^{1.} I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

Note:

In Pyro Fuse Application with channels shorted together, the short to ground should be a real short of SRx or SFx pin to GND. Moreover, a short to ground on a channel will be present on all the others.

AN5759 - Rev 5 page 70/87

^{2.} R = READ, W = WRITE

^{2.} R = READ, W = WRITE

^{3.} Further bit over the 16 standard.



4.2.6 Squib resistance range

High squib resistance value detection With VRCM block we detect: - Squib resistance in low range (200Ω ÷ 500Ω) - Squib resistance in High range ($2K\Omega \div 5K\Omega$) ISRC Squib resistance measure (system error < 8%) W χN A to D Sauib loop Rsquib driver and Tot err = ±4LSB LSB = 2.5/1024 V 1Ω to 10Ω diagnostic blocks HV analog MUX Gain = 5.25 3v3 supply **Ipulldown** -WV Squib resistor HIGH Short to GND Rleak >10KΩ no detection Rleak <1KΩ detection ISINK Short to BAT Rleak >10KΩ no detection Rleak <1KΩ detection

Figure 40. Squib resistance range (Diagnostic)

The correspondent set up (see the Figure 40) is done by setting the \$38 LPDIAGREQ register properly (see the Table 60).

(1) (2) 15 14:8 7:5 3:0 LOOP_DIAG_CHSEL 0000 = ch00001 = ch10010 = ch2HIGH_LEVEL_DIAG_SEL 0011 = ch315: 1 = high level diagnostic \$38 LPDIAGREQ 1 **(l)** W 1 Χ 0100 = ch44: 1 = leakage test on SFx 101 = squib res range 0101 = ch50110 = ch60111 = ch71000÷1111 = none

Table 60. Squib resistance range - LPDIAGREQ register

The result of the diagnostic in case of **2 Ω squib** is readable in the \$37 LPDIAGSTAT register (see the Table 61).

AN5759 - Rev 5 page 71/87

^{1.} I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

^{2.} R = READ, W = WRITE



Table 61. Squib resistance range - LPDIAGSTAT register

					(1)	(2)	15	14	13	12	11:8	7	6	5	4	3:0												
\$3	\$37 LPDIAGSTAT		GSTAT		IAGSTAT			DIAGSTAT		GSTAT		GSTAT		DIAGSTAT			R										LOOP_DIAG_CHSEL	19: 1 = high level diagnostic
(3)	19		0			R	0	x	0	1	HIGH_LEVEL_DIAG_SEL 0101 = squib res range check	0	1	0	1	0000 = ch0 0001 = ch1 0010 = ch2 0011 = ch3 0100 = ch4 0101 = ch5 0110 = ch6	18: 0 = high level diag not running 13: 0 = res meas < HSR high 12: 1 = res meas < HSR low 7: 0 = no short between loops 6: 1 = STG detected											
																0111 = ch7 1000÷1111 = none	5: 0 = STB not detected 4: 1 = leakage test on SFx											

- 1. I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING
- 2. R = READ, W = WRITE
- 3. Further bit over the 16 standard.

The results could be the following:

- STG = 1 → the squib has a very low resistive value.
- SQP = 1 → VRCM is connected to the High Side.

Note: In Pyro Fuse Application with channels shorted together, the high squib resistance measurement should be the same on all the channels.

4.2.7 Squib resistance measurement

The IC allows measuring the squib resistance value in the range of 1 \div 10 Ω with overall 8% precision.

Two steps of the measurement, described in the Figure 41 and Figure 42, are managed by the IC, which also makes ADC conversion results available.

Note: In Pyro Fuse Application with channels shorted together, the squib resistance measurement should be the same on all the channels.

AN5759 - Rev 5 page 72/87





Figure 41. Squib resistance measurement - First step (Diagnostic)

Figure 42. Squib resistance measurement - Second step (Diagnostic)



AN5759 - Rev 5 page 73/87



The correspondent set up is done by setting the \$38 LPDIAGREQ properly (see the Table 62):

				•		•				
(1)	(2)	15	14:8	7:5	4	3:0				
						LOOP_DIAG_CHSEL				
					0000 = ch0					
				HIGH_LEVEL_DIAG_SEL		0001 = ch1				
						0010 = ch2	15: 1 = high level diagnostic			
(1)	۱۸/	1	~			0011 = ch3				
EQ (I)	VV	'	'	^	110 = squib res meas	^	0100 = ch4	15. 1 – High level diagnostic		
								0101 = ch5		
						0111 = ch7				
						1000÷1111 = none				
	(1)				(I) W 1 X HIGH_LEVEL_DIAG_SEL	(I) W 1 X HIGH_LEVEL_DIAG_SEL X	(I) W 1 X HIGH_LEVEL_DIAG_SEL 110 = squib res meas X LOOP_DIAG_CHSEL 0000 = ch0 0001 = ch1 0010 = ch2 0011 = ch3 0100 = ch4 0101 = ch5 0110 = ch6 0111 = ch7			

Table 62. Squib resistance measurement - LPDIAGREQ register

The IC triggers at the end of each step above an ADC conversion. Once the high level diagnostic has been performed, results of ADC conversions have to be read in the registers \$3C, \$3D DIAGCTRL_x by selection of SQUIB resistance measurement (bit [6:0] = \$06).

The result of the first conversion, $ADC_{1ST\ CONVERSION}$, is stored in \$3C DIAGCTRL_C. Instead, the result of the second conversion, $ADC_{2ND\ CONVERSION}$, is stored in \$3D DIAGCTRL_D.

Once read the ADC measurement, to obtain the value it is necessary to consider the divider ratio of the ADC. In case of resistance x, it is 1:1.

Being two measurements, the squib resistance is so calculated:

$$\Delta V_{OUT} = (SFx - SRx)_1 - (SFx - SRx)_2 \tag{10}$$

$$R_{SQUIB} = \frac{\Delta V_{OUT}}{G * ISRC} \tag{11}$$

With:

- G = 5.25 ± 2% (differential amplifier gain)
- ISRC = 40 mA ± 5%

Example:

- ADC_{1ST CONVERSION} = 0b0100111000 = 312
- ADC_{2ND CONVERSION} = 0b0010000001 = 129
- $\Delta_{ADC} = 312 129 = 183$

In order to obtain the result in Volt, being the ADC characteristic linear:

$$2.5 V: 1024 = x: \Delta_{ADC} \rightarrow x = \frac{183 * 2.5 V}{1024} = 0.44 V$$
 (12)

In order to obtain resistance value, considering typical factors:

$$R_{SQUIB} = \frac{x}{G*ISRC} = \frac{0.44 \, V}{5.25*40 \, mA} = 2.1 \, \Omega \tag{13}$$

AN5759 - Rev 5 page 74/87

^{1.} I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

^{2.} R = READ, W = WRITE



4.2.8 High Side FET diagnostic

The test is possible only in the diagnostic phase.

Before running this test, the IC validates VRCM, then performs leakage test and in case of no failures, High Side FET test is performed.




Figure 43. High Side FET test (Diagnostic)

The correspondent set up (see the Figure 43) is done by setting the \$38 LPDIAGREQ and \$36 SYSDIAGREQ registers (see the Table 63).

(1) (2) 15 14:8 7:5 3:0 LOOP_DIAG_CHSEL 0000 = ch00001 = ch10010 = ch2HIGH_LEVEL_DIAG_SEL **SQP** 0011 = ch315: 1 = high level diagnostic \$38 LPDIAGREQ (I) W 1 Χ 111 = FET test 0100 = ch44: 1 = leakage test on SFx 0101 = ch50110 = ch60111 = ch71000÷1111 = none \$36 SYSDIAGREQ D W Χ Х 0 1 1 1 DSTEST: 0111 = HS FET test active

Table 63. High Side FET diagnostic - LPDIAGREQ and SYSDIAGREQ registers

AN5759 - Rev 5 page 75/87

^{1.} I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

^{2.} R = READ, W = WRITE



The High Side FET test turns ON the HS power: if it turns ON correctly, SFx is connected to SSxy which is at VER voltage through the resistor R in parallel to the safing FET.

During the test, the device monitors the current flowing through VRCM.

If the High Side FET works properly, this current exceeds the thresholds I_{HSFET} , that is 1.8 mA \pm 10%, and the channel is immediately turned off.

In case the current does not exceed the limit mentioned, after the time $T_{FETTIMEOUT}$, that is 200 μ s, the test is terminated, and the output is turned off.

The result of the diagnostic is readable in the \$37 LPDIAGSTAT register (see the Table 64. High Side FET diagnostic - LPDIAGSTAT register):

(1) (2) 15 14:12 7 6 5 4 11:8 3:0 \$37 LPDIAGSTAT R LOOP DIAG CHSEL 0000 = ch0(3) 19 18 17 16 R 19: 1 = high level diagnostic 0001 = ch118: 1 = high level diag is running 0010 = ch215: 1 = FET on during diagnostic HIGH_LEVEL_DIAG_SEL 0011 = ch30 0 1 1 0/1 Χ 7: 0 = no short between loops 0111 = FET test 0100 = ch46: 0 = STG not detected 0/1 0 1 0 0101 = ch55: 1 = STB detected 0110 = ch64: 1 = leakage test on SFx 0111 = ch71000÷1111 = none

Table 64. High Side FET diagnostic - LPDIAGSTAT register

- 2. R = READ, W = WRITE
- 3. Further bit over the 16 standard.

Possible results for High Side FET test are:

- STB = 1 and STG = $0 \rightarrow ok$.
- STB = 0 or STG = 1 → missing SSxy connection during FET test, or High Side not switched ON, or short to GND during FET test.

STG and STB, after FET test, are latched. They are cleared through a new LPDIAGREQ or a new SYSDIAGREQ.

AN5759 - Rev 5 page 76/87

^{1.} I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING



4.2.9 Low Side FET diagnostic

Before running this test, IC validates VRCM, then performs leakage test and in case of no failures, Low Side FET test is performed.




Figure 44. Low Side FET test (Diagnostic)

The correspondent set up (see the Figure 44) is done by setting the \$38 LPDIAGREQ and \$36 SYSDIAGREQ registers (see the Table 65).

7:5 15 14:8 3:0 LOOP_DIAG_CHSEL 0000 = ch00001 = ch10010 = ch2HIGH_LEVEL_DIAG_SEL SQP 0011 = ch315: 1 = high level diagnostic \$38 LPDIAGREQ **(l)** W Х 111 = FET test 0 0100 = ch44: 0 = leakage test on SRx 0101 = ch50110 = ch60111 = ch71000÷1111 = none \$36 SYSDIAGREQ D W X Χ 0 0 DSTEST: 1000 = LS FET test active

Table 65. Low Side FET diagnostic - LPDIAGREQ and SYSDIAGREQ registers

AN5759 - Rev 5 page 77/87

^{1.} I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

^{2.} R = READ, W = WRITE

Low Side FET test turns ON the Low Side. If the Low Side turns ON correctly, SRx is connected to SGxy. During the test, the device monitors the current flowing through VRCM.

If the FET works properly, this current exceeds the thresholds I_{LSFET} , that is 450 μ A \pm 10%, and the channel is immediately turned off.

In case the current doesn't exceed the limit mentioned, after the time $T_{FETTIMEOUT}$, that is 200 μ s, the test is terminated, and the output is turned off.

The result of the diagnostic is readable in the \$37 LPDIAGSTAT register (see the Table 66).

Table 66. Low Side FET diagnostic - LPDIAGSTAT register

					(1)	(2)	15	14:12	11:8	7	6	5	4	3:0						
\$37 LPDIAGSTAT		AGSTAT R		TAT R			TAT R			R									LOOP_DIAG_CHSEL	
(3)	19	0/1	0	0		R	0/1	x	HIGH_LEVEL_DIAG_SEL 0111 = FET test	0	1	0	0	0000 = ch0 0001 = ch1 0010 = ch2 0011 = ch3 0100 = ch4 0101 = ch5 0110 = ch6 0111 = ch7	19: 1 = high level diagnostic 18: 1 = high level diag is running 15: 1 = FET on during diagnostic 7: 0 = no short between loops 6: 1 = STG detected 5: 0 = STB not detected 4: 0 = leakage test on SRx					

^{1.} I = INIT, D = DIAG, S = SAFING, C = SCRAP, A = ARMING, - = ALL STATES, (I) = no in INIT, (D) = no in DIAG, (S) = no in SAFING, (C) = no in SCRAP, (A) = no in ARMING

- 2. R = READ, W = WRITE
- 3. Further bit over the 16 standard.

Possible results for Low Side FET test are:

- STB = 0 and STG = $1 \rightarrow ok$
- STB = 1 or STG = $0 \rightarrow$ short to battery in Low Side, or Low Side not switched ON.

STG & STB, after FET test, are latched. They are cleared through a new LPDIAGREQ or a new SYSDIAGREQ.

AN5759 - Rev 5 page 78/87



5 Optimized application circuit

In the scenario of only one channel deployment (see the Figure 45), the application can be further simplified by:

- Removing the Energy Reserve capacitor.
- Removing the ERBOOST components (inductor, diode and capacitor). The ERBOOST regulator should be disabled by SPI setting to 0 the ER_BST_EN bit in the SYS_CTL register.
- Removing the External Safing FET.
- Connecting the SSxy directly to battery.
- Not using GPO drivers.
- Not using DC Sensor interface.
- Not using Remote Sensor interface.

In this case there is a consistent reduction in BOM cost (see the Table 67), paying a loss in Safety level.




Figure 45. Optimized application circuit

AN5759 - Rev 5 page 79/87



Table 67. Simplified BOM

Component	Тур	Unit	Requirement	Notes
C1	100	nF	50 V	Input capacitor (unprotected battery)
C2	2.2	μF	50 V	Input capacitor (protected battery)
C6	10	nF	25 V	VBATMON capacitor
C7	100	nF	50 V	SYNC Boost input capacitor
C8	47	μF	35 V	SYNC Boost output capacitor
C9	100	nF	50 V	SAT Buck input capacitor
C10	47	μF	35 V	SAT Buck output capacitor
C11	100	nF	50 V	VCC Buck input capacitor
C12	47	μF	16 V	VCC Buck output capacitor
C16 ÷ C19	10	nF	25 V	SSxy capacitor
C20 ÷ C27	22	nF	25 V	SFx capacitor
C28 ÷ C35	22	nF	25 V	SRx capacitor
C36	100	nF	50 V	CVDD output capacitor
D1	2	Α	-	Reverse battery protection
D3	1	Α	-	WAKEUP diode
D4	1	Α	-	SYNC Boost diode
L2	4.7	μH	1 A	SYNC Boost inductor
L3	4.7	μН	1 A	SAT Buck inductor
L4	4.7	μН	1 A	VCC Buck inductor
R2	1	kΩ	100 mW	VBATMON current limit resistor
Q3	-	-	-	WDT/TM switch, see Section 3.3.1: With Watchdog Service routine disabled

AN5759 - Rev 5 page 80/87



Revision history

Table 68. Document revision history

Date	Version	Changes
05-Jan-2022	1	Initial release.
07-Jun-2022	2	Updated: • Figure 1. Pyro Fuse application circuit; • Figure 45. Optimized application circuit.
12-May-2023	3	 Updated: Section 3.3.1 With Watchdog Service routine disabled; Figure 7. Watchdog override signal; Section 4.1.12 Safing FET diagnostic.
23-May-2024	4	 Updated: Figure 1. Pyro Fuse application circuit; Figure 32. High level loop diagnostic flow 2; Figure 45. Optimized application circuit. Minor text changes in: Table 16. Deployment SPI sequence with Watchdog routine; Section 4.2.3: Leakage test - High Side; Table 67. Simplified BOM.
22-Jul-2025	5	Figure 1, Figure 7, Figure 45 and Table 67 updated.

AN5759 - Rev 5 page 81/87



Contents

1	Des	cription		2
	1.1	Main fe	eatures	2
	1.2	Applica	ation overview	3
2	Devi	ice conf	iguration	4
	2.1	Unused	d functions	4
3	Dep	loyment	t	5
	3.1	•	ment requirement	
		3.1.1	Diagnostic state	7
		3.1.2	SAFING and SCRAP states	8
		3.1.3	Deployment driver	9
	3.2	Deploy	ment driver protection	13
	3.3	Deploy	ment driver examples	13
		3.3.1	With Watchdog Service routine disabled	13
		3.3.2	With Watchdog Service routine enabled	17
		3.3.3	Deployment waveforms	19
	3.4	Arming	command after deployment command	20
4	Diag	nostic.		21
	4.1	Low lev	vel diagnostic	21
		4.1.1	High voltage leak test, oxide isolation IC-car chassis	23
		4.1.2	VRCM test validation	25
		4.1.3	Leakage test - High Side	28
		4.1.4	Leakage test - Low Side	30
		4.1.5	Leakage test - Low Side pulldown current	34
		4.1.6	Short between loops	
		4.1.7	Squib resistance measurements	38
		4.1.8	High squib resistance diagnostic	43
		4.1.9	High Side FET diagnostic	
		4.1.10	Low Side FET diagnostic	
		4.1.11	Loss of ground	
		4.1.12	Safing FET diagnostic	
		4.1.13	Deployment time diagnostic	
	4.2	•	evel diagnostic	
		4.2.1	VRCM check - High Side	
		4.2.2	VRCM check - Low Side	
		4.2.3	Leakage test - High Side	65



Rev	ision history		81
5	Optimized a	pplication circuit	79
	4.2.9	Low Side FET diagnostic	77
	4.2.8	High Side FET diagnostic	75
	4.2.7	Squib resistance measurement	72
	4.2.6	Squib resistance range	71
	4.2.5	Short between loops	70
	4.2.4	Leakage test - Low Side	68



List of tables

Table 1.	Unused functions management	4
Table 2.	DCR_x register	5
Table 3.	DSR_x register	6
Table 4.	LPDIAGREQ register - LEAK_CHSEL bits	7
Table 5.	SYSDIAGREQ register - DSTEST bits	7
Table 6.	SYS_CSF register - SAFESEL bit	8
Table 7.	DCR_x register	8
Table 8.	SPI commands to pass in SAFING state or SCRAP state	9
Table 9.	ARM_STATE register	. 10
Table 10.	SPIDEPEN register	. 10
Table 11.	DEPCOM register – CHxDEPREG bit	. 10
Table 12.	DCMTSxy register	. 11
Table 13.	Global Status Word (GSW)	. 12
Table 14.	DEPOK bit in GSW	. 12
Table 15.	Deployment SPI sequence without Watchdog routine	. 14
Table 16.	Deployment SPI sequence with Watchdog routine	. 17
Table 17.	Deploy event with Arming command after SPI deployment command	20
Table 18.	Low level diagnostic	. 22
Table 19.	High voltage leak test, oxide isolation IC-car chassis - LPDIAGREQ register	23
Table 20.	High voltage leak test, oxide isolation IC-car chassis - DIAGCTRL_X registers	. 24
Table 21.	VRCM test validation (first step) - LPDIAGREQ register	25
Table 22.	VRCM test validation (first step) - LPDIAGSTAT register	26
Table 23.	VRCM test validation (second step) - LPDIAGREQ register	. 27
Table 24.	VRCM test validation (second step) - LPDIAGSTAT register	27
Table 25.	Leakage test, High Side - LPDIAGREQ register	28
Table 26.	Leakage test, High Side - DIAGCTRL_X register	29
Table 27.	Leakage test, High Side - LPDIAGSTAT register	30
Table 28.	Leakage test, Low Side - LPDIAGREQ register	. 31
Table 29.	Leakage test, Low Side - DIAGCTRL_X register	32
Table 30.	Leakage test, Low Side - LPDIAGSTAT register	. 33
Table 31.	Leakage test, Low Side pulldown current - LPDIAGREQ register	34
Table 32.	Leakage test, Low Side pulldown current - LPDIAGSTAT register	35
Table 33.	Short between loops - LPDIAGREQ register	. 36
Table 34.	Squib resistance measurements (first step) - LPDIAGREQ register	. 39
Table 35.	Squib resistance measurements (first step) - DIAGCTRL_X register	40
Table 36.	Squib resistance measurements (second step) - LPDIAGREQ register	41
Table 37.	Squib resistance measurements (second step) - LPDIAGSTAT register	42
Table 38.	High squib resistance diagnostic - LPDIAGREQ register	44
Table 39.	High squib resistance diagnostic - LPDIAGSTAT register	44
Table 40.	High Side FET diagnostic - LPDIAGREQ and SYSDIAGREQ registers	46
Table 41.	High Side FET diagnostic - LPDIAGSTAT register	46
Table 42.	Low Side FET diagnostic - LPDIAGREQ and SYSDIAGREQ registers	48
Table 43.	Low Side FET diagnostic - LPDIAGSTAT register	49
Table 44.	Loss of ground - LP_GNDLOSS register	50
Table 45.	Safing FET diagnostic - SYSDIAGREQ register	50
Table 46.	Safing FET diagnostic - DIAGCTRL_X register	51
Table 47.	Deployment time diagnostic - SYSDIAGREQ register	
Table 48.	High level diagnostic	
Table 49.	VRCM check, High Side - LPDIAGREQ register	
Table 50.	VRCM check, High Side - LPDIAGSTAT register	
Table 51.	VRCM check, Low Side - LPDIAGREQ register	
Table 52.	VRCM check, Low Side - LPDIAGSTAT register	
Table 53.	Leakage test, High Side - LPDIAGREQ register	65

AN5759 - Rev 5

AN5759

List of tables



Table 54.	Leakage test, High Side - LPDIAGSTAT register	66
Table 55.	Leakage test, High Side - SYS_CFG register	67
Table 56.	Leakage test, Low Side - LPDIAGREQ register	68
Table 57.	Leakage test, Low Side - LPDIAGSTAT register	69
Table 58.	Short between loops - LPDIAGREQ register	70
Table 59.	Short between loops - LPDIAGSTAT register	70
Table 60.	Squib resistance range - LPDIAGREQ register	71
Table 61.	Squib resistance range - LPDIAGSTAT register	72
Table 62.	Squib resistance measurement - LPDIAGREQ register	74
Table 63.	High Side FET diagnostic - LPDIAGREQ and SYSDIAGREQ registers	75
Table 64.	High Side FET diagnostic - LPDIAGSTAT register	76
Table 65.	Low Side FET diagnostic - LPDIAGREQ and SYSDIAGREQ registers	77
Table 66.	Low Side FET diagnostic - LPDIAGSTAT register	78
Table 67.	Simplified BOM	80
Table 68.	Document revision history	81



List of figures

Figure 1.	Pyro Fuse application circuit	
Figure 2.	System operating state diagram	
Figure 3.	High Side and Low Side squib enable	. 7
Figure 4.	Deployment driver control logic	. 9
Figure 5.	Deployment Enable/Disable	11
Figure 6.	Current measurement during deploy	12
Figure 7.	Watchdog override signal	14
Figure 8.	Deployment waveforms, VER = 33 V	19
Figure 9.	Deployment waveforms, VER = 24 V	19
Figure 10.	Deploy event with Arming command after SPI deployment command	20
Figure 11.	Squib diagnostic blocks	21
Figure 12.	High voltage leak test, oxide isolation IC-car chassis	23
Figure 13.	VRCM test validation - First step	25
Figure 14.	VRCM test validation - Second step	26
Figure 15.	Leakage test - High Side	28
Figure 16.	Leakage test - Low Side	30
Figure 17.	Low Side pulldown current - Leakage test	34
Figure 18.	High Side short to ground	37
Figure 19.	Low Side short to ground	38
Figure 20.	Squib resistance measurements - First step	39
Figure 21.	Squib resistance measurements - Second step	41
Figure 22.	High squib resistance diagnostic	43
Figure 23.	High Side FET diagnostic	45
Figure 24.	Low Side FET diagnostic	48
Figure 25.	Safing FET diagnostic	52
Figure 26.	Safing FET diagnostic - Test cases	52
Figure 27.	Deployment time diagnostic sequence	54
Figure 28.	Deployment time - No configuration	55
Figure 29.	Deployment Time	56
Figure 30.	High level diagnostic flow	58
Figure 31.	High level loop diagnostic flow 1	59
Figure 32.	High level loop diagnostic flow 2	60
Figure 33.	VRCM check - High Side (Diagnostic)	61
Figure 34.	VRCM check - High Side waveform (Diagnostic)	62
Figure 35.	VRCM check - Low Side (Diagnostic)	63
Figure 36.	Leakage test - High Side (Diagnostic)	65
Figure 37.	Leakage check - High Side waveform, short time (Diagnostic)	66
Figure 38.	Leakage check - High Side waveform, long time (Diagnostic)	67
Figure 39.	Leakage test - Low Side (Diagnostic)	68
Figure 40.	Squib resistance range (Diagnostic)	71
Figure 41.	Squib resistance measurement - First step (Diagnostic)	73
Figure 42.	Squib resistance measurement - Second step (Diagnostic)	73
Figure 43.	High Side FET test (Diagnostic)	75
Figure 44.	Low Side FET test (Diagnostic)	77
Figure 45	Ontimized application circuit	70

AN5759 - Rev 5 page 86/87



IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice.

In the event of any conflict between the provisions of this document and the provisions of any contractual arrangement in force between the purchasers and ST, the provisions of such contractual arrangement shall prevail.

The purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

The purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of the purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

If the purchasers identify an ST product that meets their functional and performance requirements but that is not designated for the purchasers' market segment, the purchasers shall contact ST for more information.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2025 STMicroelectronics – All rights reserved

AN5759 - Rev 5 page 87/87