MIPI A-PHY EOS protection in automotive applications

Introduction

MIPI A-PHY is a single or differential lane, point-to-point, serial interface designed for a wide range of long reach links. It is specifically used in automotive applications.

This physical layer carries multiple protocols from the MIPI alliance such as CSI-2 for image sensors, DSI, and DSI-2 for displays, with the help of an adaptation layer.

Non-MIPI protocols are also supported using a generic “Data link layer interface.”

MIPI A-PHY is designed to simplify the integration of cameras, sensors, and displays. It is also incorporating functional safety and security in automotive.

This application note presents the context of the various electrical and electromagnetic constraints in the automotive environment. It also gives an overview of the MIPI A-PHY electrical features, and electrical test specifications.

Finally, ST’s offer in ESD protection for MIPI A-PHY is presented.

Note: MIPI A-PHY: All rights reserved. Figures are reprinted with the permission of the MIPI Alliance, Inc. No part(s) of this document may be disclosed, reproduced, or used for any purpose other than as needed to support the use of the products of STMicroelectronics.
1 Electrical hazards in the automotive environment

The automotive environment is the source of many electrical hazards: electromagnetic interferences or electrostatic discharges. Ignition, relay contacts, alternator, injectors, and others accessories generate these hazards, and other electrical disturbances.

These hazards can occur:

- Directly in the wiring harness in case of conducted disturbances
- Indirectly to the electronic modules by radiation.

These generated hazards can impact electronics in two ways depending on the environment:

- On the data lines
- On the supply rail wires.

In the rest of this section, we are only considering the impacts on the data lines.

For impacts on supply lines, more information can be found in AN2689.

--- Related links

See AN2689 for more information.

1.1 Propagation of electrical hazards on data lines

Transients that are generated on data lines are mainly ESD surges. They feature a low energy but feature a very high dv/dt. It can then generate a strong electromagnetic field. The ISO 10605 and IEC 61000-4-2 standards define the ESD surges. The data lines concerned are communication lines: media transfer lines, video links, data buses, sensor data lines and so on.

Figure below shows the surge forms of hazards that can be found on data lines.

Figure 1. Kind of surge on data lines

ESD surge test is applied to a complete system. This is simulating the ESD occurring on an electronic module due to a human body contact or connector plugin, for example.
1.2 Standards for the protection of automotive electronics

Several standards bodies such as the society of automobile engineers (SAE), the automotive electronic council (AEC), and the international standard organization (ISO) describe the hazards indicated above. The ISO 10605 and the ISO 7637 are the most important automotive standards regarding electrical hazards. Regarding the MIPI A-PHY standard, a high level of electromagnetic immunity is specified for RF ingress (ISO 11452-2), BCI (ISO 11452-4), and fast transient (ISO 7637-2/3) stress.
2 MIPI A-PHY: How does it work?

2.1 Overview of architecture

MIPI A-PHY link is composed of one coaxial line, or one differential lane: it is bidirectional and can carry power supply.

The main unidirectional data stream is transmitted through a high-speed downlink, which supports multiple 4K cameras, image sensors and displays. Command and control data are provided by the uplink, which is composed by a bidirectional low throughput up to 200 Mbps.

Finally, peripheral units can be powered over a data line, which is an optional feature.

A-PHY support two profiles:

- The profile 1 targets lower downlink speeds and lower complexity implementations. It uses channel attributes and design characteristics that enable lower cost implementations. Profile 1 is based on NRZ 8B/10B technology.
- The profile 2 targets solutions requiring superior noise immunity and higher downlink speeds. It also has a better bandwidth utilization (that is net data rate per gear). Profile 2 is based on pulse amplitude modulation (PAM) technology.

<table>
<thead>
<tr>
<th>Table 1. NRZ 8B/10B versus PAM technology</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Profile 1 (P1): NRZ 8B/10B technology</strong></td>
</tr>
<tr>
<td>Easier to implement technology</td>
</tr>
<tr>
<td>Lower cost technology</td>
</tr>
<tr>
<td>Lower downlink speeds</td>
</tr>
</tbody>
</table>

MIPI A-PHY is composed by multiple speed gears ranging from 2 Gbps up to 16 Gbps per lane.

The Table 2 and Table 3 shows five gear configurations with data rates and profile used by each one. Devices must be compatible with the Table 2 and optionally with the Table 3.
Table 2. MIPI A-PHY gears per profiles (mandatory)

<table>
<thead>
<tr>
<th>Gear rate</th>
<th>Modulation</th>
<th>Symbole rate (GBaud)</th>
<th>Max net app data rate (Gbps)</th>
</tr>
</thead>
<tbody>
<tr>
<td>G1 2 Gbps</td>
<td>NRZ-8B/10B</td>
<td>2</td>
<td>1.5</td>
</tr>
<tr>
<td>G2 4 Gbps</td>
<td>NRZ-8B/10B</td>
<td>4</td>
<td>3</td>
</tr>
<tr>
<td>G3 8 Gbps</td>
<td>PAM4</td>
<td>4</td>
<td>7.2</td>
</tr>
<tr>
<td>G4 12 Gbps</td>
<td>PAM8</td>
<td>4</td>
<td>10.8</td>
</tr>
<tr>
<td>G5 16 Gbps</td>
<td>PAM16</td>
<td>4</td>
<td>14.4</td>
</tr>
</tbody>
</table>

Table 3. MIPI A-PHY gears per profiles (optional)

<table>
<thead>
<tr>
<th>Gear rate</th>
<th>Modulation</th>
<th>Symbole rate (GBaud)</th>
<th>Max net app data rate (Gbps)</th>
</tr>
</thead>
<tbody>
<tr>
<td>G1 2 Gbps</td>
<td>PAM4</td>
<td>1</td>
<td>1.8</td>
</tr>
<tr>
<td>G2 4 Gbps</td>
<td>PAM4</td>
<td>2</td>
<td>3.6</td>
</tr>
<tr>
<td>G3 8 Gbps</td>
<td>NRZ-8B/10B</td>
<td>8</td>
<td>6</td>
</tr>
</tbody>
</table>

In the Table 4, we have the nominal amplitude levels for downlink and uplink per gear.

Table 4. Nominal Tx amplitude over coax, per gear, per direction

<table>
<thead>
<tr>
<th>Gear</th>
<th>Nominal downlink amplitude (mVpp)</th>
<th>Nominal uplink amplitude (mVpp)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>250</td>
<td>500</td>
</tr>
<tr>
<td>2</td>
<td>350</td>
<td>500</td>
</tr>
<tr>
<td>3</td>
<td>250</td>
<td>500</td>
</tr>
<tr>
<td>4</td>
<td>500</td>
<td>250</td>
</tr>
<tr>
<td>5</td>
<td>500</td>
<td>250</td>
</tr>
</tbody>
</table>

Exception case for optional mode G3, 8 Gbps, 8B/10B NRZ:

<table>
<thead>
<tr>
<th>Gear</th>
<th>Nominal downlink amplitude (mVpp)</th>
<th>Nominal uplink amplitude (mVpp)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3</td>
<td>500</td>
<td>500</td>
</tr>
</tbody>
</table>
2.2 Interconnect specifications

The interconnect between an A-PHY source and an A-PHY sink carries the high-speed uni-directional data stream. The low-speed bidirectional command and control data and optionally the power supply to an end unit. A-PHY is defined for three different cable topologies as shown below:

- Unbalanced coax cables:

[Figure 3. Coaxial cable]

- Balanced cables like a shielded differential pair (SDP):

[Figure 4. SDP]

- Star quad Cable (STQ):

Star quad cable is composed of four conductors arranged as two differential pairs as shown below.

[Figure 5. Four conductors arranged as two differential pairs]

The complete physical connection of a lane consists of two end nodes with a transmission-line interconnect-structure (TLIS) in between. An end node (framed in red below) comprises an A-PHY transceiver and an end-node interconnect-structure (ENIS). The TLIS between end nodes may be formed by cable segments (cable TLIS).

[Figure 6. A-PHY interconnect]

A capacitive coupling is present to ensure that the power supply does not go into the source or the sink. Finally, inductors prevent data from going into the power supply.
2.3 **ENIS and S-parameters**

The end-node-interconnect-structure (ENIS) is composed of:

- PCB traces as well as any related vias
- Supporting circuitry for ESD protection
- Power feed
- Diplexer including AC caps
- Other signal conditioning functions.

![Figure 7. Interconnect test points definition](image)

All S-parameters for ENIS are measured at TPA and/or TPB point.

![Figure 8. Set-up for S-parameter characterization](image)

The nominal characteristic impedance of coax cable is 50 Ω and the nominal differential characteristic impedance of SDP/STQ cable is 100 Ω.

A-PHY links may include an optional power feed established between a PSE and PD using the same cable TLIS as the data and control streams.
3 MIPI A-PHY insertion losses, return losses, and eye-diagrams specifications

Eye-diagrams, insertion losses, and return losses are defined for the end-node-interconnect-structure in a MIPI A-PHY standard. These parameters are important to ensure a good signal integrity. All these requirements are applied to both coaxial and differential pairs. The S-parameter limits are defined up to a maximum frequency of 6 GHz.

3.1 Insertion losses and return loss

A-PHY implementation must respect below ENIS insertion losses, for all gears.

**Figure 9. End node insertion loss limit**

$S_{DD21}$ or $S_{21}$ insertion loss limits:
- -6 dB DC
- -0.5 dB from 1 to 500MHz
- -1 dB at 1 GHz
- -1.5 dB at 2 GHz
- -3 dB at 2.9 GHz
- -6 dB at 6 GHz

A-PHY implementation must respect below return losses. The return loss limit B concerns Gear 3 in NRZB10B mode, and all other modes must comply with $R_L$ limit A.

**Figure 10. End node return loss limits**

$S_{DD11}$ and $S_{DD22}$ or $S_{11}$ and $S_{22}$ return loss limits:
- -18 dB from 5 to 500 MHz
- Around -12 or -14 dB at 1GHz
3.2 Eye diagrams

The signal quality transmission is evaluated through eye diagram measurement. MIPI A-PHY standard defines the eye diagram mask function of Gear data rate for NRZ-8B/10B technology. Eye diagrams are measured at TPA and/or TPB points.

### Table 5. NRZ downlink eye mask parameters

<table>
<thead>
<tr>
<th>Gear</th>
<th>EW (UI)</th>
<th>EH (mV)</th>
<th>ERW (UI)</th>
<th>ERH (mV)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0.80</td>
<td>215</td>
<td>0.33</td>
<td>200</td>
</tr>
<tr>
<td>2</td>
<td>0.80</td>
<td>280</td>
<td>0.40</td>
<td>220</td>
</tr>
<tr>
<td>3</td>
<td>0.65</td>
<td>290</td>
<td>0.42</td>
<td>200</td>
</tr>
</tbody>
</table>

An example of eye diagram mask levels and timings is shown below: it is for gear 1 with a nominal downlink amplitude of 250 mV peak to peak.

**Figure 11. NRZ downlink transmitter eye diagram**

As ESD protection and common mode filter are part of ENIS, these components must be compliant with the above specifications.
4 ST offering for ESD protection

In ST’s product offer, you can find some ESD protections devices compatible with the MIPI A-PHY standard. For ESD protections, the placement at the connector should always be preferred. As the DC bias voltage is canceled by an AC capacitor, only the data signal levels need to be considered.

The tracks between the ESD protection device and the line to be protected must be also as short as possible to minimize the inductor effect on clamping voltage value. The same rule applies between the protection device and the ground plane.

Indeed, the track parasitic inductor adds an extra voltage to the clamping voltage of the ESD protection device. For more details, see AN5686. (PCB layout tips to maximize ESD protection efficiency).

Figure 12. ESD protection implementation on a differential system

Our ESD protections devices can be used on differential lines as well as on coaxial lines.

Figure 13. ESD protection implementation on a single-ended system

According to MIPI A-PHY characteristics, shown above, ESD protection requirements are:

- Unidirectional/Bidirectional devices are suitable.
- The capacitance of the product needs to be lower than 0.8 pF to be compliant with eye-diagrams and insertion losses specifications
- \( V_{RM} \geq 1 \) V
- ESD robustness versus ISO 10605 and IEC 61000-4-2 standards.
4.1 ESDAXLC6-1BT2Y
ESDAXLC6-1BT2Y is a single line ESD device designed for high-speed lines protection.

Figure 14. ESDAXLC6-1BT2Y functional schematic and package (0402)

With a capacitance lower than 0.5 pF and a high robustness against ESD stress, this product can fully meet the MIPI A-PHY standard.

The blue curve shows the MIPI A-PHY insertion losses requirements S21, and the dark curve shows the ESDAXLC6-1BT2Y S21 measurement.

Figure 15. ESDAXLC6-1BT2Y insertion loss versus MIPI A-PHY requirements

As specified in the standard, it must be compliant with three eye-diagrams masks (gear 1, gear 2, and gear 3 for NRZ 8B/10B signals.)

Below eye diagrams show the compliance of the ESDAXLC6-1BT2Y with gear 3, at 8 Gbps template. The figure on the left is performed on a thru (that is without component) and on the right the signal injected with an ESDAXLC6-1BT2Y.

Figure 16. ESDAXLC-1BT2Y MIPI A-PHY eye-diagram for gear 3 at 8 Gbps

Related links
See ESDAXLC6-1BT2Y.
4.2 HSP061-4M10Y

HSP061-4M10Y is a four-line ESD device designed for high-speed lines protection.

![HSP061-4M10Y functional schematic and package](image)

As shown below, HSP061-4M10Y S21 are compliant with MIPI A-PHY ENIS insertion losses.

![HSP061-4M10Y insertion loss vs MIPI A-PHY requirements](image)

Below eye-diagrams show the compliancy of HSP061-4M10Y with gear 3, at 8 Gbps template.

![HSP061-4M10Y MIPI A-PHY eye-diagram for gear 3 at 8 Gbps](image)

---

Related links

See HSP061-4M10Y.
5 Conclusion

This application note helps the user to understand the EMC issues encountered in the automotive industry. The different principles and electrical specifications of the MIPI-A-PHY standard were presented. We also explained the parameters to be respected regarding the end-node-interconnect-structure.

Finally, to protect systems against ESD surges, ST offers ESD protections that are compatible with the MIPI A-PHY standard specifications. The high frequency bandwidth of our products ensures a low impact on signal integrity.
Revision history

Table 6. Document revision history

<table>
<thead>
<tr>
<th>Date</th>
<th>Revision</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>11-Jan-2023</td>
<td>1</td>
<td>Initial release</td>
</tr>
</tbody>
</table>
Contents

1 Electrical hazards in the automotive environment ........................................... 2
   1.1 Propagation of electrical hazards on data lines ........................................... 2
   1.2 Standards for the protection of automotive electronics .............................. 3

2 MIPI A-PHY: How does it work? ................................................................. 4
   2.1 Overview of architecture ........................................................................ 4
   2.2 Interconnect specifications .................................................................... 6
   2.3 ENIS and S-parameters ....................................................................... 7

3 MIPI A-PHY insertion losses, return losses, and eye-diagrams specifications .... 8
   3.1 Insertion losses and return loss ............................................................ 8
   3.2 Eye diagrams ..................................................................................... 9

4 ST offering for ESD protection ................................................................. 10
   4.1 ESDAXLC6-1BT2Y ........................................................................ 11
   4.2 HSP061-4M10Y ............................................................................ 12

5 Conclusion ............................................................................................... 13

Revision history ............................................................................................ 14
List of tables

Table 1. NRZ 8B/10B versus PAM technology ...................................................... 4
Table 2. MIPI A-PHY gears per profiles (mandatory) ........................................... 5
Table 3. MIPI A-PHY gears per profiles (optional) ............................................. 5
Table 4. Nominal $T_X$ amplitude over coax, per gear, per direction ................... 5
Table 5. NRZ downlink eye mask parameters ..................................................... 9
Table 6. Document revision history .................................................................. 14
### List of figures

<table>
<thead>
<tr>
<th>Figure</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Figure 1</td>
<td>Kind of surge on data lines</td>
<td>2</td>
</tr>
<tr>
<td>Figure 2</td>
<td>Data and power structure</td>
<td>4</td>
</tr>
<tr>
<td>Figure 3</td>
<td>Coaxial cable</td>
<td>6</td>
</tr>
<tr>
<td>Figure 4</td>
<td>SDP</td>
<td>6</td>
</tr>
<tr>
<td>Figure 5</td>
<td>Four conductors arranged as two differential pairs.</td>
<td>6</td>
</tr>
<tr>
<td>Figure 6</td>
<td>A-PHY interconnect</td>
<td>6</td>
</tr>
<tr>
<td>Figure 7</td>
<td>Interconnect test points definition</td>
<td>7</td>
</tr>
<tr>
<td>Figure 8</td>
<td>Set-up for S-parameter characterization</td>
<td>7</td>
</tr>
<tr>
<td>Figure 9</td>
<td>End node insertion loss limit</td>
<td>8</td>
</tr>
<tr>
<td>Figure 10</td>
<td>End node return loss limits</td>
<td>8</td>
</tr>
<tr>
<td>Figure 11</td>
<td>NRZ downlink transmitter eye diagram</td>
<td>9</td>
</tr>
<tr>
<td>Figure 12</td>
<td>ESD protection implementation on a differential system</td>
<td>10</td>
</tr>
<tr>
<td>Figure 13</td>
<td>ESD protection implementation on a single-ended system</td>
<td>10</td>
</tr>
<tr>
<td>Figure 14</td>
<td>ESDAXLC6-1BT2Y functional schematic and package (0402)</td>
<td>11</td>
</tr>
<tr>
<td>Figure 15</td>
<td>ESDAXLC6-1BT2Y insertion loss versus MIPI A-PHY requirements</td>
<td>11</td>
</tr>
<tr>
<td>Figure 16</td>
<td>ESDAXLC-1BT2Y MIPI A-PHY eye-diagram for gear 3 at 8 Gbps</td>
<td>11</td>
</tr>
<tr>
<td>Figure 17</td>
<td>HSP061-4M10Y functional schematic and package</td>
<td>12</td>
</tr>
<tr>
<td>Figure 18</td>
<td>HSP061-4M10Y insertion loss vs MIPI A-PHY requirements</td>
<td>12</td>
</tr>
<tr>
<td>Figure 19</td>
<td>HSP061-4M10Y MIPI A-PHY eye-diagram for gear 3 at 8 Gbps</td>
<td>12</td>
</tr>
</tbody>
</table>