

## Migrating within the STM32H5 MCUs

#### Introduction

The designers of STM32 microcontroller applications must have the possibility to replace one microcontroller type with another one from the same product family or products from a different family easily. The reasons for migrating an application to a different microcontroller can be for example:

- To fulfill higher product requirements, extra demands on memory size, or an increased number of I/Os
- To meet the cost reduction constraints that require to switch to smaller components and shrink the PCB area.

This application note details the steps required to migrate from an existing design between STM32H5 series microcontrollers.

This document provides the full set of features available for the STM32H503, STM32H562, and STM32H563/573 devices, and the equivalent features on the STM32H523/533 devices. This document also provides guidelines on both hardware and peripheral migration.

Migrating between devices within the same family could require hardware or software changes in some cases. Such changes are described in this document.

To understand better the information in this application note, the user must be familiar with the STM32 microcontroller family.

For additional information, refer to the product datasheets and reference manuals.



## 1 General information

STM32H503, STM32H523/533, STM32H562, and STM32H563/573 MCUs are 32-bit microcontrollers based on the Arm® Cortex® processor.

Note: Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

arm

**Table 1. Reference documents** 

Document number	Title
[1]	STM32H523/533, STM32H562, and STM32H563/573 reference manual (RM0481)
[2]	STM32H503 reference manual (RM0492)
[3]	Getting started with STM32H5 MCU hardware development (AN5711)

AN5959 - Rev 1 page 2/13



# STM32H503, STM32H523/533,STM32H562, and STM32H563/573 MCU overview

#### 2.1 Memory availability

Table 2 summarizes the memory availability of STM32H503, STM32H523/533, STM32H562, and STM32H563/573 MCUs.

Flash memory RAM size (Kbytes) **Products** Feature level Size Bank SRAM1 SRAM2 SRAM3 **BKPSRAM** With hardware crypto: AES, PKA, SAES, STM32H573 2 Mbytes Dual 256 64 320 4 and OTFDEC STM32H563 Up to 2 Mbytes Dual 256 64 320 4 N/A STM32H562 Up to 2 Mbytes Dual 256 64 320 4 N/A STM32H523 Up to 512 Kbytes Dual 128 80 64 2 N/A With hardware crypto: AES, PKA, SAES, STM32H533 512 Kbytes 128 80 64 2 Dual and OTFDEC STM32H503 128 Kbytes Dual 16 16 N/A 2 N/A

Table 2. Memory availability

#### 2.2 System architecture

The STM32H5 devices embed:

- High-speed memories (Up to 2 Mbytes of dual-bank flash memory and up to 640 Kbytes of SRAM)
- A flexible external memory controller (FMC) for devices with packages of 100 pins and more
- One Octo-SPI memory interface (at least one Octo-SPI available on all packages) and an extensive range of enhanced I/Os and peripherals connected to three APB buses,
- Three AHB buses and a 32-bit multi-AHB bus matrix.

The following table illustrates the bus matrix differences between STM32H503, STM32H523/533, STM32H562, and STM32H563/573.

STM32H503 STM32H523/533 STM32H562, and STM32H563/573 Bus type Up to 7 controllers: Up to 11 controllers: Up to 13 controllers: Fast C-bus, CPU S-bus for Fast C-bus, slow C-bus, CPU S-bus Fast C-bus, slow C-bus, CPU S-bus for AHB bus for internal memories, CPU S-bus for internal memories, CPU S-bus for internal memories, matrix external memories, GPDMA1 (featuring GPDMA1 (featuring two external memories, GPDMA1 controllers controller ports), GPDMA2 (featuring two controller ports), two controller ports), GPDMA2 GPDMA2 (featuring two controller (featuring two controller ports), (featuring two controller ports), SDMMC1. SDMMC1, SDMMC2, Ethernet MAC. ports). Up to 6 receivers: Up to 10 receivers: Up to 10 receivers: Internal flash memory, Internal flash memory, SRAM1, Internal flash memory, SRAM1, AHB bus SRAM1, SRAM2, AHB1 SRAM2, SRAM3, AHB1 peripherals SRAM2, SRAM3, AHB1 peripherals matrix peripherals (including APB1 (including APB1 and APB2), backup (including APB1 and APB2), backup receivers and APB2), backup RAM, RAM, AHB2 peripherals, FMC, RAM, AHB2 peripherals, FMC, OCTOSPI, AHB3 peripherals, AHB4 OCTOSPI, AHB3 peripherals, AHB4 AHB2 peripherals, AHB3 peripherals. peripherals. peripherals.

Table 3. Bus matrix


The bus matrix provides access from a controller to a receiver, enabling concurrent access and efficient operation even when several high-speed peripherals work simultaneously.

AN5959 - Rev 1 page 3/13

71848

The system architecture of STM32H503, STM32H523/533, STM32H562, and STM32H563/573 is shown in Figure 1.

Figure 1. STM32H503, STM32H523/533, STM32H562, and STM32H563/573 devices system architecture



AN5959 - Rev 1 page 4/13



## 3 Hardware migration

This section presents the package and pinout compatibility details for the hardware migration.

### 3.1 Package availability

The table below lists the available packages on the STM32H503, STM32H523/533 devices compared to STM32H562, and STM32H563/573 devices.

Package STM32H563/573 (SMPS STM32H562, and STM32H503 STM32H523/533 STM32H563/573(LDO version) version) (Size in mm x mm) Х Х N/A LQFP48 (7 x 7 mm) N/A LQFP176 (24 x 24 mm) N/A N/A Χ Χ Χ LQFP144 (20 x 20 mm) N/A Χ LQFP100 (14 x 14 mm) N/A Х Χ Χ LQFP64 (10 x 10 mm) Χ N/A Χ **UFQFPN32 (5 x 5 mm)** Х N/A N/A N/A **UFQFPN48 (7 x 7 mm)** Х Χ N/A N/A UFBGA176 (10 x 10 mm) N/A N/A Х UFBGA169 (7 x 7 mm) N/A N/A Х Χ N/A Х N/A **VFQFPN68 (8 x 8 mm)** N/A UFBGA144 (10 x 10 mm) N/A Χ N/A N/A UFBGA100 (7 x 7 mm) N/A Х N/A N/A **WLCSP** WLCSP25 WLCSP39 N/A WLCSP80

Table 4. Available packages

X = available, N/A = not available

#### 3.2 Pinout compatibility

The STM32H523/533 devices in the LQFP64, LQFP100, and LQFP144 packages have the same pins as the STM32H563/573 and STM32H562 devices. This means that users can experiment with different peripherals and achieve higher performance (higher frequency) during the development process, giving them more flexibility. For the LQFP48, LQFP64 and UFQFPN48 packages, the STM32H503 devices are fully pin-to-pin compatible with the STM32H523/533 and with the STM32H562/563 for LQFP64 package.

For more details, see the corresponding application note[3].

AN5959 - Rev 1 page 5/13



## 4 Boot mode compatibility

## 4.1 System bootloader

The system bootloader is in the system memory, programmed by STMicroelectronics during the production. It is used to reprogram the flash memory using one of the following serial interfaces.

The following table shows the communication peripherals supported by the system bootloader. For more details, refer to the application note *STM32 microcontroller system memory boot mode* (AN2606).

Table 5.	boottoader	communication	periprierais

System bootloader peripherals	STM32H503 I/O pin	STM32H523/533 I/O pin	STM32H562, and STM32H563/573 I/O pin
DFU		PA11/PA12	
USART1		PA10/PA9	
USART2	PA15/PA5	PA3/PA2	PA3/PA2
USART3	PA3/PA4	PD9/PD8 <sup>(1)</sup>	PD9/PD8
CAN	FDCAN1 (PB5/PB15)	FDCANx (PB5/PB13) <sup>(2)</sup>	FDCANx (PB5/PB13)
I2C1	N/A	PB8/PB9 (3)	N/A
I2C2	PB3/PB4	N/A	N/A
I2C3	N/A	PA8/PC9 <sup>(4)</sup>	PA8/PC9
I2C4	N/A	N/A	PD12/PD13
I3C1	PB6/PB7	PB6 <sup>(5)</sup> /PB7	PB6/PB7
SPI1	PA7/PA0/PA8/PB8	PA7/PA6/PA5/PA4	PA7/PA6/PA5/PA4
SPI2	PB1/PB14/PB10/PB12	PC1 <sup>(6)</sup> /PB14/PB10/PB12 or PB15/PB14/PB10/PB12	PC1/PB14/PB10/ PB12
SPI3	PC12/PC11/PC10/PD2	PC12/PC11/PC10/PA15 <sup>(3)</sup>	PC12/PC11/PC10/PA15

- 1. Only for LQFP100, LQFP144, UFBGA144 and UFBGA100
- 2. On STM32H5xx devices, FDCAN bootloader does not use an external quartz, and uses instead HSI and PLL.
- 3. Not available for LQFP48, UFQFN48, WLCSP39
- 4. PC9 is replaced by PB4 on LQFP48, UFQFN48 and WLCSP39.
- 5. PB6 is replaced by PB8 on LQFP48, UFQFN48 and WLCSP39.
- 6. PC1 is replaced by PB15 on LQFP48, UFQFN48 and WLCSP39.

AN5959 - Rev 1 page 6/13



## Peripheral migration

## 5.1 Cross-compatibility between STM32 products

STM32 microcontrollers embed a set of peripherals that can be classified in the following groups:

- Group 1: peripherals by definition common to all products
  Those peripherals are identical, so they have the same structure, registers, and control bits. There is no need to perform any firmware change to keep the same functionality at the application level after migration.

  All the features and behavior remain the same.
- Group 2: peripherals shared by all products but with only minor differences (in general to support new features)
  - The migration from one product to another is very easy and does not need any significant new development effort.
- Group 3: peripherals that have considerable changes from one product to another (new architecture or new features for example)
  - For this group of peripherals, the migration requires a new development at the application level.

The following table summarizes the available peripherals in STM32H5 series microcontrollers as well as their compatibility..

Table 6. STM32 peripheral compatibility between products

Peripherals		STM32H503	STM32H523/533	STM32H562, and STM32H563/573
Core		Cortex <sup>®</sup> -M33	Cortex®-M33	Cortex <sup>®</sup> -M33
Maximum CPI	J frequency	Up to 250 MHz	Up to 250 MHz	Up to 250 MHz
Flash me	emory	128 Kbytes	512 Kbytes	2 Mbytes
SRAMs	System	32 Kbytes (16+16)	272 Kbytes (128+80+64)	640 Kbytes (256+64+320)
	Backup	2 Kbytes	2 Kbytes	4 Kbytes
	General purpose	1 (32 bits) and 1 (16 bits)	2 (32 bits) and 4 (16 bits)	2 (32 bits) and 8 (16 bits)
	Advanced control	1 (16 bits)	2(16 bits)	2 (16 bits)
	Basic	2 (16 bits)	2 (16 bits)	2 (16 bits)
Timers	Low power	2 (16 bits)	2 (16 bits)	6 (16 bits)
	SysTick timer	1	2	2
	Watchdog timers (independent, window)	2	2	2
	SPI/I2S	Up to 3x SPIs, including three multiplexed with full-duplex I2S and up to 3x additional SPI from 3x USART when configured in synchronous mode	Up to 4 SPIs, including three multiplexed with full-duplex I2S	Up to 6x SPIs. Including three multiplexed with full-duplex I2S and up to 5x additional SPI from 5x USART when configured in Synchronous mode (one additional SPI with OCTOSPI)
Communication interfaces	12C	2 (Fm+ interfaces SMBus/ PMBus)	Up to 3 (Sm and Fm interfaces (SMBus/ PMBus)	4 (Sm, Fm, and Fm+ interfaces (SMBus/ PMBus)
	I3C	2	2	1
	USART/UART	Up to 3 x USARTs	4/2	6 / 6
	LPUART	1	1	1
	USB	USB FS	USB FS	USB FS

AN5959 - Rev 1 page 7/13



Peripherals		STM32H503	STM32H523/533	STM32H562, and STM32H563/573
	UCPD	No	Yes	Yes
	CAN	1 FDCAN	2 FDCAN	2 FDCAN
	SAI	No	No	2
Communication interfaces	SDIO/SDMMC	No	1	2
interraces	DCMI	No	Yes	Yes
	PSSI	No	Yes	Yes
	Ethernet	No	No	Yes (not available on STM32H562)
Flexible memory c	ontroller (FMC)	No	Yes (8,16-bit data bus width, no SDRAM)	Yes (8,16-bit data bus width with SDRAM)
ОСТО	SPI	No	1	1
DMA	A	2 GPDMA(Privileged/ unprivileged support/ linked-list)	2 GPDMA (featuring two controllers ports) TrustZone <sup>®</sup> support/linked-list	2 GPDMA (featuring two controller ports) TrustZone <sup>®</sup> support/ linked-list
CORDIC cop	rocessor	No	No	Yes
Filter mathematical a	ccelerator (FMAC)	No	No	Yes
Real-time clo	ock (RTC)	Yes	Yes	Yes
Random number generator (RNG)		Yes	Yes	Yes
SAES <sup>(1)</sup> , AES		No	Yes	Yes
Public key accelerator (PKA) <sup>(1)</sup>		No	Yes	Yes
HASH (SHA-512)		SHA-256	Yes	Yes
On-the-fly decryption	engine (OTFDEC)	No	Yes	Yes (2)
GPIC	)s	Up to 49	Up to 112	Up to 140
ADC (12 bits)		1 (12-bit ADC, up to 2.5 MSPS in 12-bit)	2 (12-bit ADC, with up to 5 MSPS)	2 (12-bit ADC, with up to 5 MSPS)
DAC (12	bits)	1xDAC (two channels)	1xDAC (two channels)	1xDAC (two channels)
Comparator	(COMP)	1	N/A	N/A
Operation ampli	fier (op amp)	1	N/A	N/A
RCC		Yes	Yes	Yes
Operating temperatures		Ambient temperature:  -40°C to +85°C/105°C, up to +125°C at low dissipation  Junction temperature:  -40°C to +130°C	Ambient temperature: -40°C to +85°C/up to +125°C  Junction temperature: -40°C to +130°C	Ambient operating temperature:  -40°C to +85°C / - 40°C to +125°C  Junction temperature:  -40°C to +130°C
Operating	voltage	1.71 to 3.6 V	1.71 to 3.6 V	1.71 to 3.6 V
Internal voltage re	eference buffer	No	Yes	Yes

<sup>1.</sup> Available only on STM32H533 and STM32H573 devices

Note: For further details, refer to the product datasheets.

AN5959 - Rev 1 page 8/13

<sup>2.</sup> OTFDEC is not supported on STM32H56x



# **Revision history**

Table 7. Document revision history

Date	Version	Changes
20-Mar-2024	1	Initial release.

AN5959 - Rev 1 page 9/13



# **Contents**

1	Gen	eral information	2
2	STN	I32H503, STM32H523/533,STM32H562, and STM32H563/573 MCU overview	3
	2.1	Memory availability	3
	2.2	System architecture	3
3	Har	dware migration	5
	3.1	Package availability	5
	3.2	Pinout compatibility	5
4	Воо	t mode compatibility	6
	4.1		
5	Peri	pheral migration	7
	5.1	Cross-compatibility between STM32 products	7
Rev	/ision	history	9
Lis	t of ta	bles	11
		jures	
		· er	



# **List of tables**

Table 1.	Reference documents	2
Table 2.	Memory availability	3
Table 3.	Bus matrix	3
Table 4.	Available packages	5
Table 5.	Bootloader communication peripherals	6
Table 6.	STM32 peripheral compatibility between products	7
Table 7.	Document revision history	S



# **List of figures**

Figure 1.	STM32H503, STM32H523/533, STM32H562, and STM32H563/573 devices system architecture 4
9	

AN5959 - Rev 1 page 12/13



#### **Disclaimer**

#### **IMPORTANT NOTICE - READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2024 STMicroelectronics - All rights reserved

AN5959 - Rev 1 page 13/13