



STPMIC2L PCB layout guidelines

Introduction

This application note aims to provide information about how to place the [STPMIC2L](#) on a 4-layer PCB, paying attention to routing tracks and the switching part with high current path.

Therefore, the correct PCB routing as well as the component placement are key factors in highly integrated power management, and the following points must be considered:

- High frequency switching currents due to the intrinsic behavior of inductor-based DC-DC conversion.
- Signal integrity of the digital interface
- Thermal management of dissipated power

This document shares recommendations regarding the layout rules to follow in the design of the [STPMIC2L](#) evaluation board. The order code of the kit is "STEVAL-PMIC2LKV1", which includes the [STPMIC2L](#) evaluation board "STEVAL-PMIC2LM1A" and the I²C USB interface "STEVAL-USBDNGV1".

1 Power section layout considerations

A correct PCB layout is extremely important for the design of a switching power supply due to high switching currents and sensitive control signals in the surrounding area. Increased power losses, output ripple, EMI emissions, and inaccurate regulation are direct consequences of an improper layout of the power section of any DC-DC converter. Less common effects are induced noise on digital lines, loop instability, and audible acoustic noise from passive components. In rare cases, stray inductance of long traces may cause abnormal voltage spikes which, in turn, may stress the STPMIC2L above its maximum voltage ratings (AMR). The following sections include information on the root cause of the critical current paths, and provide recommendations on how to limit their effects on STPMIC2L performance.

1.1 General recommendations

- Always consider and determine where and how the return currents flow.
- As in any switching DC-DC converter configuration, the minimum length of critical traces is a key factor, alongside the use of ground and power planes.
- Reduce the use of vias along the critical current paths.
- Route analog signals in the analog section of the board only.
- Do not route analog signals (voltage feedback signal) over ground plane gaps.
- In case a ground or power plane must be split (for mechanical and/or electrical reasons), do not place any trace across the gap on an adjacent layer.
- Never underestimate the importance of decoupling capacitors. Decoupling is the process of placing a capacitor as close as possible to the STPMIC2L to provide the transient switching current. In a DC-DC converter, it is the process of placing an L-C network near the STPMIC2L to minimize the trace inductances causing overvoltage spikes. If they exceed the AMR value, the device may be damaged.
- A high-capacity value of the decoupling capacitors is important for low-frequency decoupling effectiveness, but it is less important at high frequencies, where the most important rule is to reduce stray inductance in series with the decoupling capacitors.
- All passive components should be placed as close as possible to the STPMIC2L pins, but when this device packs many regulators in a small area, this can be difficult. A criterion for passive components placement is to determine their distance from the STPMIC2L by following the priority list below, starting with the shortest distance:
 - Input capacitors of each buck converter
 - Input capacitors for each LDO and device power supply (VIN, INTLDO...)
 - Inductors for each DC-DC converter
 - Output capacitors of each buck converter and input capacitor of the boost converter
 - Output capacitors for each LDO regulator
- Grouping and orientation of capacitors should be occurred so that the ground side of the input capacitor and output capacitor of each DC-DC are very close to each other, immediately returned to the ground plane and relatively far from the other DC-DC and LDO capacitor ground returns.
- The positive side of the output capacitor must be placed as close as possible to the inductor, and to its connection point. The voltage feedback trace should start towards the VOUT pin.

1.2 Buck converter critical current paths

Figure 1 and Figure 2 show the simplified schematic of a buck converter. The green/orange lines show the critical paths of switching current during the inductor charging/discharging phase.

Figure 1. Buck converter schematic (charging phase)





Figure 2. Buck converter schematic (discharging phase)




The capacitors and inductors should be placed as close as possible to the STPMIC2L device and routed with both wide and short traces. The input capacitor is the most critical component to be placed in the PCB layout. It must be placed as close as possible to the BUCKIN pin and the related PGND pin, to minimize GND loop. If properly routed, the input capacitor cuts the high voltage spikes produced by the switching activity of the device.

The output capacitor should be placed close to the inductor. It is recommended to connect at a single common point or directly to the ground plane using the appropriate number of vias:

- The ground side of the output capacitor
- The ground side of the input capacitor
- PGND pin of the device

The output voltage feedback signal should be taken directly at the output capacitor and routed to the VOUT pin (feedback signal), avoiding noisy nets. To minimize noise pick-up, its trace should be tiny, placed away from any switching traces. It is preferable to route it on a separate layer, shielded from switching lines by the ground plane as shown in Figure 3, where the track for the feedback signal is in the bottom layer (purple trace).

Figure 3. Buck3 reference routing with critical paths




1.3

LDOs

LDOs are not affected by the switching noise activity by itself, but since they are physically very close to the active buck converters, the injected noise can be an issue. For this reason, each LDO supply should be filtered by a decoupling capacitor placed as close as possible to the input pin of the related LDO. Besides, to ensure the best performance, the output capacitor should be placed close to the LDO output, possibly with its ground side far away from any switching ground return, to avoid any noise injection.


Figure 4. LDO reference routing



1.4 Connection between exposed pad and GND pins

The power GND pins (PGND1 pin#17, PGND2 pin#6 and PGND3 pin#12), the GNDLDO pin#39 and the AGND pin#28 have been connected to the exposed pad through direct tracks in the top layer, as shown in Figure 5.

Figure 5. Connection between exposed pad and power/analog GND pins



1.5 Thermal considerations

The package of the STPMIC2L is a WFQFN 40L 5.0 x 5.0 x 1.0 mm with an exposed pad (ePad), which helps the thermal power dissipation of the device. In the PCB, thermal vias carry the heat away from the IC and are typically arranged in an array of about a dozen. It is strongly recommended that a minimum of 9 via holes (ground-fill) be placed underneath the ePad of the device, since the PCB acts as a heat-sink by mainly using the ground plane for improved thermal power dissipation.

Figure 6 and Figure 7 show the STPMIC2L package bottom, side, and top view and the recommended footprint outline. Table 1 specifies package dimensions.


Figure 6. STPMIC2L package bottom, side, and top view


Table 1. Package dimensions

DATABOOK				
SYMBOL	MIN.	NOM.	MAX.	NOTE
A	0.80	0.85	1.00	4
A1	0.00	-	0.05	12
A2	0.55	0.65	0.75	4
A3	0.20 REF.			4
b	0.15	0.20	0.25	4.9
D		5.00 BSC		4
D2	3.55	3.65	3.75	
e	0.40 BSC			4
E	5.00 BSC			4
E2	3.55	3.65	3.75	
L1	0.277	0.377	0.477	4
L2	0.30	0.40	0.50	
k	0.20			
N	40			15



Figure 7. STPMIC2L recommended footprint outline


Figure 8 shows the footprint that was used in the STPMIC2L evaluation board for the WFQFN 40L package 5.0 x 5.0 x 1.0 mm and the arrangement of the thermal pads over the exposed pad.

Figure 8. Exposed pad and via placement on the TOP layer of the STPMIC2L evaluation board layout



As shown in Figure 8, STMicroelectronics suggests surrounding each pad with a 0.05 mm wide solder mask to prevent solder bridging.

For the thermal pads, a symmetric matrix of 3x3 vias was designed. It is strongly recommended to place a minimum of 9 via holes (ground-fill) underneath the ePad of the device, since the PCB acts as a heat-sink by mainly using the ground plane for improved thermal power dissipation.

STMicroelectronics recommends placing thermal vias in the solder mask defined thermal pad to effectively transfer the heat from the top copper layer of the PCB to the inner or bottom copper layers. The recommended via external diameter is 0.5 mm or less, the internal hole diameter is 0.2 mm, and the recommended via spacing is 1.2 mm along the x and y axes.

2 Digital interface layout considerations

To avoid the noise injection on the digital signals caused by the switching activity of the DC-DC converters, it is good practice to shield the digital traces using ground planes placed on adjacent layers. Additional recommendations are:

- Partition mixed-signal PCB into separate analog and digital sections.
- Route digital signals only in the digital section of the board (I²C BUS).
- If a ground or power plane must be split for a specific mechanical and/or electrical reason, do not place any traces across the gap on an adjacent layer.

The digital decoupling capacitor for the VIO pin should be connected directly to the digital ground if VIO is supplied far away from the STPMIC2L.

3 PCB example: the STPMIC2L evaluation board layout

The STPMIC2L evaluation board is based on a 4-layer PCB.

Figure 9 shows the PCB stack-up layer used for the STPMIC2L evaluation board.

Figure 9. STPMIC2L evaluation board: PCB stack-up layers




Table 2. STPMIC25 evaluation board: stack-up layer details

Layer	Stack-up
Top	Component/power/signal
Internal 1	GND
Internal 2	Power/GND
Bottom	Power/GND

The following pictures show the board layout of the STPMIC2L evaluation board. All the guidelines described in the previous sections were applied to the design of the board to ensure that the STPMIC2L device achieves its best performances.

Figure 10. STPMIC2L evaluation board: 3D layout




Figure 11. STPMIC2L evaluation board: top layer (components/power/signal)




Figure 12. STPMIC2L evaluation board: internal layer 1 (GND)




Figure 13. STPMIC2L evaluation board: internal layer 2 (GND)





Figure 14. STPMIC2L evaluation board: bottom layer (Power/GND)




3.1 Power and ground planes

Since both POWER and GROUND are planes, inductive effects are minimized, providing a very low-impedance path to the STPMIC2L. The use of a continuous ground layer with multiple via holes is an effective way to achieve low-impedance ground returns. However, to maintain low impedance across all areas of the PCB, it should never be narrowed or partitioned.

Figure 15 shows the internal layer 1 of the STPMIC2L evaluation board layout, with the detail on GND vias placed all around the PCB edge with 3 mm spacing.

Figure 15. STPMIC2L evaluation board: Internal layer 1 (GND)



The usage of flat and large shapes, if possible, is recommended for all high-current power supplies such as V_{IN} , V_{OUT} . This helps to reduce power losses. When examining the ground and power planes, make sure that plane continuity is not affected by an excessive number of vias.

3.2 Via holes

Although the ground plane provides a good ground reference, the presence of vias along ground returns introduces some stray inductance at high frequencies. Placing multiple via holes in a plane reduces this effect, since the stray inductances are in parallel. These via holes must be spaced in such a way that the power plane is not excessively cut up.


Table 3. Via size

Via type	Hole size	Pad size
Via holes	0.2 mm	0.5 mm

3.3 Passive component placement around the STPMIC2L in the evaluation board

Figure 16 shows the STPMIC2L passive component arrangement (input and output capacitors, output coils and resistors) around the STPMIC2L in the evaluation board. The aim was to shrink the total BOM into the smallest area around the STPMIC2L device (16 mm x 18 mm).

Figure 16. STPMIC2L evaluation board: passive component placement



All the suggestions described in this application note were followed in the STPMIC2L evaluation board.

Moreover, it is good practice to put all passive components on the top of the layout and to use the bottom side only if it is really necessary due to the application/board size.

A 100 uF/50 V decoupling capacitor was placed on the input supply rail for two reasons:

- In case there is an input voltage drop, it provides adequate power to the STPMIC2L to maintain the voltage level.
- In case there is a voltage surge, it prevents the excess current from flowing through the STPMIC2L to keep the voltage stable.

Revision history

Table 4. Document revision history

Date	Version	Changes
10-Nov-2025	1	Initial release.

Contents

1	Power section layout considerations	2
1.1	General recommendations	2
1.2	Buck converter critical current paths	3
1.3	LDOs	4
1.4	Connection between exposed pad and GND pins	5
1.5	Thermal considerations	5
2	Digital interface layout considerations	9
3	PCB example: the STPMIC2L evaluation board layout	10
3.1	Power and ground planes	16
3.2	Via holes	17
3.3	Passive component placement around the STPMIC2L in the evaluation board	17
	Revision history	18

List of tables

Table 1.	Package dimensions	7
Table 2.	STPMIC25 evaluation board: stack-up layer details	10
Table 3.	Via size	17
Table 4.	Document revision history	18

List of figures

Figure 1.	Buck converter schematic (charging phase)	3
Figure 2.	Buck converter schematic (discharging phase)	3
Figure 3.	Buck3 reference routing with critical paths	4
Figure 4.	LDO reference routing	4
Figure 5.	Connection between exposed pad and power/analog GND pins	5
Figure 6.	STPMIC2L package bottom, side, and top view	6
Figure 7.	STPMIC2L recommended footprint outline	7
Figure 8.	Exposed pad and via placement on the TOP layer of the STPMIC2L evaluation board layout	8
Figure 9.	STPMIC2L evaluation board: PCB stack-up layers	10
Figure 10.	STPMIC2L evaluation board: 3D layout	11
Figure 11.	STPMIC2L evaluation board: top layer (components/power/signal)	12
Figure 12.	STPMIC2L evaluation board: internal layer 1 (GND)	13
Figure 13.	STPMIC2L evaluation board: internal layer 2 (GND)	14
Figure 14.	STPMIC2L evaluation board: bottom layer (Power/GND)	15
Figure 15.	STPMIC2L evaluation board: Internal layer 1 (GND)	16
Figure 16.	STPMIC2L evaluation board: passive component placement	17

IMPORTANT NOTICE – READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice.

In the event of any conflict between the provisions of this document and the provisions of any contractual arrangement in force between the purchasers and ST, the provisions of such contractual arrangement shall prevail.

The purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

The purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of the purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

If the purchasers identify an ST product that meets their functional and performance requirements but that is not designated for the purchasers' market segment, the purchasers shall contact ST for more information.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2025 STMicroelectronics – All rights reserved