
Applications guide for serial real-time clocks (RTCs)

By Doug Sams

Introduction

ST's family of serial real-time clocks (RTCs) has been very popular with users. Over the years, many topics associated with these devices have been addressed by the applications groups supporting them. This document is a compilation of some of the most common issues addressed ranging from layout considerations for crystals to proper software access upon power-up. Readers will find this helpful in understanding some of the subtleties of RTCs and what it takes to keep them running reliably.

Contents

1	Battery hookup and charging protection.....	5
1.1	Series resistors	5
1.2	Decoupling capacitors on the battery	5
1.3	Blocking diode.....	6
1.4	Underwriters Laboratories documents for ST real-time clocks.....	6
1.5	Battery mounting	7
2	Layout considerations	8
2.1	What are some basic layout considerations for the RTC crystal?	8
3	Oscillator circuit	9
3.1	Besides the crystal, what other components do I need to add to make my RTC oscillator work correctly?	9
4	Undershoot	11
4.1	Can undershoot affect operation of my real-time clock? How? What can be done to guard against it?	11
5	Switchover voltage.....	12
5.1	Does the switchover voltage depend on the battery level? Or is it always a fixed value? What is the maximum battery voltage for an RTC? ...	12
6	Oscillator fail detect	15
6.1	What is the OF bit? How does it work?	15
7	Battery low detect.....	16
7.1	How does the battery low bit work? Can it detect a missing battery?	16
8	Halt (HT) bit.....	18
8.1	What does the halt bit (HT) do? How do I use it?	18
9	RTC initialization	21
9.1	What is the best sequence for accessing the RTC at first power-up? On subsequent power-ups?	21
10	Revision history	24

List of tables

Table 1: Summary of deselect and switchover thresholds	13
Table 2: M41T81S register map	16
Table 3: M41ST85W register map.....	18
Table 4: Document revision history	24

List of figures

Figure 1: Battery switchover circuit inside RTC/NVRAM5
Figure 2: Effects of a diode in the V_{BAT} path6
Figure 3: SNAPHAT SOIC package6
Figure 4: Coin cell battery with tabs7
Figure 5: Layout considerations8
Figure 6: Built-in load capacitors9
Figure 7: Typical parasitic diode11
Figure 8: Undershoot protection11
Figure 9: Typical switchover circuits12
Figure 10: Switchover circuit13
Figure 11: Oscillator fail detect circuit15
Figure 12: Battery monitor function17
Figure 13: Clock and non-clock registers19
Figure 14: M41T83/M41T82 power-up defaults21
Figure 15: First power-up22
Figure 16: Power-up from backup23


1 Battery hookup and charging protection

The battery hookup for ST's serial real-time clocks is very simple. Charging protection circuits are built into the RTCs, so external resistors and diodes are not required. Furthermore, adding components to the battery path can have detrimental effects. For example, series resistors in the battery path can cause switchover issues which may adversely affect the battery monitor circuit in some devices.

1.1 Series resistors

All ST serial RTC's which include a switchover circuit also include current limiting resistors in the battery path. In the drawing below, R_B is required by Underwriters Laboratories. It limits any current flowing into the battery to less than 1 mA. Because this is built into the device, no external resistor is necessary.

Figure 1: Battery switchover circuit inside RTC/NVRAM



1.2 Decoupling capacitors on the battery

It is common for users to add a decoupling capacitor to any supply pin. However, in applications such as this, the leakage current in the capacitor may be as high as or higher than the backup current. That is, users could see the battery life appreciably shortened due to leakage through the capacitor. Furthermore, batteries have very good capacitor characteristics, so external capacitors are not needed.


1.3 Blocking diode

Diode D_1 in the drawing blocks current from flowing from V_{CC} back into the battery when the system is powered by V_{CC} . So no external diode is required for this purpose.

In some applications, the backup supply may be higher than the RTC's rated maximum battery voltage. In that case, some users may try to drop the voltage using a diode. That will drop the voltage somewhat, but users should keep in mind that, at the very low backup current draw of real-time clocks, on the order of 300-500 nA, the drop across the diode may only be 200-300 mV, well below the popular 0.7 V commonly associated with diodes.

Another concern when using a diode in the V_{BAT} path is its effect on backup life. As shown in the graph below, when V_{BB} falls below the $V_{BAT-MIN}$ level, the part will fail. With a diode in the path, when the battery voltage decays, the minimum threshold will be crossed earlier in time resulting in a loss of battery life.

Figure 2: Effects of a diode in the V_{BAT} path




1.4 Underwriters Laboratories documents for ST real-time clocks

For devices in ST's SNAPHAT SOIC package, [sec5_sna_rev1.pdf](#) is the correct UL document.

For all other RTC packages, please refer to [sec3_nba_rev1.pdf](#).

Figure 3: SNAPHAT SOIC package



1.5 Battery mounting

Coin cell batteries are often mounted in battery holders. Users can easily remove and replace those batteries. In some instances, when used in harsh environments, batteries in holders may momentarily lose contact due to shock or vibration. The typical result is corruption of the device contents. For those applications, batteries with mounting tabs will provide more reliable connections.

Figure 4: Coin cell battery with tabs




2 Layout considerations

2.1 What are some basic layout considerations for the RTC crystal?

Layout considerations are straightforward for the 32 KHz crystals used with ST's M41 series real-time clocks.

Figure 5: Layout considerations



The primary consideration is lead length. The crystal should be mounted as near as possible to the RTC to keep the traces short. A guard ring around these connections, connected to ground, is very important to avoid picking up unwanted noise, which might affect timekeeping.

Users should avoid running signals directly underneath this area unless a ground plane resides between the signals and the crystal connections.

When possible, users can add an island ground plane under the area of the ring and crystal body. This plane is on a separate layer from the ring, and isolated from the PCB ground plane. It connects to ground at the GND pin of the RTC.


No other components are shown in the layout because the crystal is all that is required for the RTC oscillator to work. No external load capacitors or bias resistors should be added.

3 Oscillator circuit

3.1 Besides the crystal, what other components do I need to add to make my RTC oscillator work correctly?

None. Nothing else is required. ST's real-time clocks have built-in load capacitors. External load capacitors are not needed, nor are external resistors. All that is needed is the crystal. It must be a 32,768 Hz watch crystal and be rated for the load capacitance built into the RTC.

Figure 6: Built-in load capacitors



No other components are required to make the oscillator run. Adding any external components will only serve to reduce the accuracy and reliability of the oscillator. Extra load capacitors will tend to slow the clock. At low temperatures, such capacitance, or any external resistance, may keep the oscillator from starting.

Matching load capacitance

Each RTC comes with built-in load capacitors. These are usually specified as 12.5 pF, or in the case of the M41T6x family, 6 pF. The crystal selected for use with the RTC should have this same rating. Mismatched crystals will tend to run slightly off frequency. For example, a crystal rated for 12.5 pF expects to see that load. If it is used with an RTC rated for 6 pF, the crystal will only see 6 pF instead of the specified 12.5 pF and will thus run fast.

Effective load capacitance value versus internal capacitance value

Occasionally, the reader will see a reference to the individual load capacitors. There are two used inside the RTC - one on each leg of the crystal. The actual value of each is twice the rated or effective load value - that is, twice the load value specified in the data sheet. This is because the internal load capacitors add in series. In [Figure 6: "Built-in load capacitors"](#), the effective load capacitance is:

$$C_L = C_{L1} \text{ in series with } C_{L2} = \frac{C_{L1} \cdot C_{L2}}{C_{L1} + C_{L2}}$$

Thus, when C_{L1} and C_{L2} are equal, the effective load capacitance, C_L - the value listed in the data sheet - is half of C_{L1} and C_{L2} . An ST RTC rated for 12.5 pF will have two 25 pF capacitors built into its oscillator circuit. The reader is encouraged to be aware of this. Furthermore, the reader should keep in mind that the crystal specifications should match the rated value - in this case 12.5 pF - and not the individual values.


4 Undershoot

4.1 Can undershoot affect operation of my real-time clock? How? What can be done to guard against it?

Inherent in all field effect devices - all CMOS devices - are parasitic diodes resulting from the intersection of P and N type regions in the device. Every PN junction forms a diode which will conduct under any condition which biases the P region above the N region.

In [Figure 7: "Typical parasitic diode"](#), if V_{CC} drops sufficiently below ground, the parasitic diode will be turned on thus drawing current through the device. Significant undershoot on V_{CC} can result in enough current flow to cause some disturbance in the real-time clock registers and hence can adversely affect timekeeping. Therefore, undershoot should be avoided.

Figure 7: Typical parasitic diode




Most ST real-time clocks specify a minimum V_{CC} of -0.3 V thereby limiting negative undershoot to 0.3 V below ground.

Some supplies ramp very quickly when power cycling with the result that ringing can occur which produces an undershoot condition that can cause problems for real-time clocks.

In the rare situations where this occurs, the best protection is a back biased Schottky diode on the V_{CC} pin as shown in [Figure 8: "Undershoot protection"](#). This addition has been shown to be a very reliable fix for undershoot problems.


Figure 8: Undershoot protection



5 Switchover voltage

5.1 Does the switchover voltage depend on the battery level? Or is it always a fixed value? What is the maximum battery voltage for an RTC?

Figure 9: Typical switchover circuits



Power fail deselect voltage, V_{PFD}

When V_{CC} falls to the power-fail deselect level, V_{PFD} , the part deselects thereby cutting off communications to the host; it is write protected.

For ST's serial real-time clocks, V_{PFD} is either equal to - or a function of - the switchover voltage, V_{SO} . Thus, the deselect and switchover operations are tightly coupled.

Switchover voltage, V_{SO}

Switchover connects the backup supply - usually a battery, but sometimes a capacitor or super-cap - to the internal V_{CC} of the device thereby maintaining the timekeeping operation in the absence of system power. V_{SO} is the value of V_{CC} at which the part switches over to V_{BAT} .

Fixed reference

Most ST serial real-time clocks use a fixed, precision reference for the switchover threshold. Regardless of the level of V_{BAT} , the part will always deselect and switchover at the same V_{CC} levels.

Battery reference

Some older RTCs use the battery as a reference. One diode drop is applied, internal to the RTC, to the battery pin, and that level determines the switchover threshold. Typically, the diode drop is 0.5 V, but it can vary from 0.3 to 0.8 V. For brand new lithium coin cell batteries, the voltage output may be as high as 3.5 V. (Once under load for a while, this will drop to approximately 3.0 V and remain there for the useful life of the battery.) At low temperatures, the diode drop will tend toward the minimum value, 0.3 V. This means that, with new batteries and low temperatures, the switchover threshold may be as high as $3.5 - 0.3 = 3.2$ V. The implication is that parts employing battery references may be problematic in 3.3 V applications, and will be unsuitable for 3.0 V applications. In those cases, users should choose parts with fixed references. For example, the M41T81S with fixed reference

is well-suited for 3.3 V and 3.0 V applications, and is a drop-in replacement for the older M41T81 (non-S).

Table 1: Summary of deselect and switchover thresholds

Root part number	Switchover and deselect parameters		
	V_{PFD}	V_{SO}	$V_{\text{BAT-MAX}}$
M41T00	$V_{\text{BAT}} - 0.5$	$V_{\text{BAT}} - 0.5$	V_{CC}
M41T00AUD	2.8	$2.0 < V_{\text{BACK}} < V_{\text{PFD}} : V_{\text{BACK}}$ $V_{\text{BACK}} > V_{\text{PFD}} : V_{\text{PFD}}$	V_{CC}
M41T00S	2.6 V	$V_{\text{BAT}} < V_{\text{PFD}} : V_{\text{BAT}}$ $V_{\text{BAT}} > V_{\text{PFD}} : V_{\text{PFD}}$	V_{CC}
M41T11	$V_{\text{BAT}} - 0.5$	$V_{\text{BAT}} - 0.5$	V_{CC}
M41T56	$1.25 \times V_{\text{BAT}}$	V_{BAT}	3.5 V
M41T81	$V_{\text{BAT}} - 0.5$	$V_{\text{BAT}} - 0.5$	V_{CC}
M41T81S	2.6 V	$V_{\text{BAT}} < V_{\text{PFD}} : V_{\text{BAT}}$ $V_{\text{BAT}} > V_{\text{PFD}} : V_{\text{PFD}}$	V_{CC}
M41T82	$V_{\text{RST}}^{(1)}$	$V_{\text{RST}}^{(1)}$	$V_{\text{CC(max)}}$
M41T83	$V_{\text{RST}}^{(1)}$	$V_{\text{RST}}^{(1)}$	$V_{\text{CC(max)}}$
M41ST85W	2.6 V	2.5 V	$V_{\text{CC(max)}}$
M41ST87W	2.62 V, THS = 0 2.88 V, THS = 1	2.5 V	$V_{\text{CC(max)}}$
M41T93	$V_{\text{RST}}^{(1)}$	$V_{\text{RST}}^{(1)}$	$V_{\text{CC(max)}}$
M41T94	2.6 V	2.5 V	$V_{\text{CC(max)}}$


Notes:

⁽¹⁾The reset voltage, V_{RST} , can be specified as 2.32, 2.63 or 2.93 V.

Complex switchover thresholds

Some devices employ more sophisticated switchover circuits which select the lesser of V_{PFD} and V_{BAT} as the switchover threshold. This ensures that the part remains on V_{CC} for as long as possible before switching over to the backup supply thus extending the backup life slightly.

Figure 10: Switchover circuit



Maximum battery levels

The maximum value for V_{BAT} varies within ST's family of serial RTCs. It is a function of the process used to fabricate the silicon and considerations made during the design process. For most parts, the maximum value is $V_{CC(max)}$ (usually 5.5 V).

For parts with V_{CC} as the limit, if V_{BAT} exceeds V_{CC} , parasitic diodes, inherent in CMOS technology, can be turned on thereby causing problems within the devices. Obviously, it is okay for V_{BAT} to be above V_{CC} during backup (when V_{CC} is 0). But when operated in active mode, V_{BAT} should not exceed V_{CC} for these parts.


To be clear, when V_{CC} is the listed limit for V_{BAT} , the limit is the actual working level of V_{CC} and not V_{CC-MAX} . Conversely, when the limit is $V_{CC(max)}$, the V_{BAT} limit is $V_{CC(max)}$ regardless of the operating level of V_{CC} .

6 Oscillator fail detect

6.1 What is the OF bit? How does it work?

OF is the oscillator fail bit, and is set whenever the real-time clock detects approximately 4 to 6 consecutive missing pulses in the 4 KHz tap of the divider chain.

Figure 11: Oscillator fail detect circuit



An RC circuit is used as an integrator. The 4 KHz pulses keep it discharged, and it slowly charges between pulses. If sufficient pulses are missing, it charges high enough to trip the comparator and set the OF bit. In the figure above, at low operating voltages, the time constant will be shorter since the threshold voltage will be lower. Thus, fewer missing pulses may be required to trigger the OF bit.

The basic mission of the OF function is to indicate when the oscillator has slowed or stopped as might occur in capacitor backed applications or when the backup battery is failing. When the backup voltage falls low enough, the part may stop keeping time, but the registers will not necessarily become reset; the voltage may not drop low enough to completely reset the part. Subsequently, after power-up, the oscillator will begin running and, by merely reading the registers, it will not be clear that the timekeeping function had become halted. The OF bit overcomes this. It provides a way for the system software to monitor the timekeeping function and know when to advise the end user that the time may need to be adjusted.

At first power-up, or anytime the oscillator has been turned off via the stop bit, the RC circuit will be charged, and the OF bit will be set. The user should allow the oscillator to run for four seconds prior to clearing the OF bit. This is done not only to discharge the RC circuit but to ensure the oscillator has stabilized.

7 Battery low detect


7.1 How does the battery low bit work? Can it detect a missing battery?

Table 2: M41T81S register map

Addr	D7	D6	D5	D4	D3	D2	D1	D0	Function/range BCD format	
00h	0.1 seconds				0.01 seconds				Seconds	00-99
01h	ST	10 seconds			Seconds				Seconds	00-59
02h	0	10 minutes			Minutes				Minutes	00-59
03h	CEB	CB	10 Hours		Hours (24-hour format)				Century/hours	0-1/ 00-23
04h	0	0	0	0	0	Day of week			Day	01-7
05h	0	0	10 date		Date: day of month				Date	01-31
06h	0	0	0	10M	Month				Month	01-12
07h	10 years				Year				Year	00-99
08h	OUT	FT	S	Calibration					Calibration	
09h	OFIE	BMB4	BMB3	BMB2	BMB1	BMB0	RB1	RB0	Watchdog	
0Ah	AFE	SQWE	ABE	AI 10M	Alarm month				AI month	01-12
0Bh	RPT4	RPT5	AI 10 date	Alarm date					AI date	01-31
0Ch	RPT3	HT	AI 10 hour		Alarm hour				AI hour	00-23
0Dh	RPT2	Alarm 10 minutes			Alarm minutes				AI min	00-59
0Eh	RPT1	Alarm 10 seconds			Alarm seconds				AI sec	00-59
0Fh	WDF	AF	0	BL	0	OF	0	0	Flags	
10h	0	0	0	0	0	0	0	0	Reserved	
11h	0	0	0	0	0	0	0	0	Reserved	
12h	0	0	0	0	0	0	0	0	Reserved	
13h	RS3	RS2	RS1	RS0	0	0	0	0	SQW	

Many ST serial real-time clocks include a battery monitor function which sets the BL bit when the battery is low. The basic functionality is to periodically compare the battery to the internal 2.5 V reference and set the BL bit whenever the battery voltage is less than 2.5 V.

Figure 12: Battery monitor function



Periodic checking

The battery is checked every time the RTC powers up from backup mode, and every time the clock rolls over at midnight (when not in backup mode). During the rollover check, the battery is loaded to ensure a valid reading.

Power-up check

When an RTC has been in backup mode, its battery has already been loaded and thus a load is not needed for the battery check. Batteries have a slow enough recovery time that their outputs will not change quickly so it is not necessary to load them during the power-up check. Nevertheless, a few devices - the M41T82, M41T83, M41ST87W and M41T93 - include loading during the power-up check.

Detecting no battery - open circuit

Some applications call for being able to determine that no battery is installed. Ideally, a no battery condition should read as low battery, but when the battery input, V_{BAT} , is left open - floated - the comparator output will be indeterminate. In order to reliably detect a no battery condition, a load needs to be applied to the battery node prior to checking it. A resistor applied across the battery terminals (or between B+ and ground in the case of devices with no B- pin) is sufficient load for this purpose. This is impractical in the field, but can be useful in the lab during development.

Using rollover to load the battery

Since the RTC applies a load to the battery during the midnight rollover check, it is possible for applications to invoke the load by changing the time to near midnight, letting the clock rollover, then setting the time back to its previous setting plus some delta to account for the time spent waiting for rollover. This can be helpful during factory test to check that a battery has been installed.

For example, if it's 17:53:27, the user would store that value, set the clock to 23:59:59, wait two seconds, read the BL bit, then set the time back to 17:53:29 (17:53:27 + 2 seconds). In this manner, the battery will be loaded during the check and thus a no battery condition will be reliably read as battery low.

As stated above, some RTCs do load the clock during power-up, and thus a missing battery can be detected by simply power-cycling the device.

8 Halt (HT) bit


8.1 What does the halt bit (HT) do? How do I use it?

Table 3: M41ST85W register map

Addr	Data								Function/range BCD format	
	D7	D6	D5	D4	D3	D2	D1	D0		
00h	0.1 seconds				0.01 seconds				Seconds	00-99
01h	ST	10 seconds			Seconds				Seconds	00-59
02h	0	10 minutes			Minutes				Minutes	00-59
03h	CEB	CB	10 hours		Hours (24 hour format)				Century/hours	0-1/ 00-23
04h	TR	0	0	0	0	Day of week			Day	01-7
05h	0	0	10 date		Date: day of month				Date	01-31
06h	0	0	0	10M	Month				Month	01-12
07h	10 years				Year				Year	00-99
08h	OUT	FT	S	Calibration					Control	
09h	WDS	BMB4	BMB3	BMB2	BMB1	BMB0	RB1	RB0	Watchdog	
0Ah	AFE	SQWE	ABE	AI 10M	Alarm month				AI month	01-12
0Bh	RPT4	RPT5	AI 10 date		Alarm date				AI date	01-31
0Ch	RPT3	HT	AI 10 hour		Alarm hour				AI hour	00-23
0Dh	RPT2	Alarm 10 minutes			Alarm minutes				AI min	00-59
0Eh	RPT1	Alarm 10 seconds			Alarm seconds				AI sec	00-59
0Fh	WDF	AF	0	BL	0	0	0	0	Flags	
10h	0	0	0	0	0	0	0	0	Reserved	
11h	0	0	0	0	0	0	0	0	Reserved	
12h	0	0	0	0	0	0	0	0	Reserved	
13h	RS3	RS2	RS1	RS0	0	0	0	0	SQW	

Many of ST's serial real-time clocks include a halt bit (HT) in the registers. This bit is used to halt updates to the user clock registers. When HT is set, the internal counters continue timekeeping, but the buffer/transfer registers accessed by the user are frozen.

Figure 13: Clock and non-clock registers



Coherency

The clock counters are buffered to ensure coherency. At the start of a read of the clock registers, the device will copy the counters to the buffer/transfer registers, then make no further updates to these registers for the duration of the read cycle. (The HT bit is not set at this time, but the updates are halted.) By copying all the counters simultaneously, the values in the registers will all be from the same instant in time and thus will be coherent.

Example of incoherency

Without having the intervening buffer/transfer registers, if the user began directly reading the counters at 23:59:59, a read of the seconds register would return 59 seconds. After the address pointer incremented, the next read would return 59 minutes. The next read should return 23 hours, but if the clock happened to increment between the reads, the user would see 00 hours. When the time was re-assembled, it would appear as 00:59:59, and thus be off by one hour. It would be incoherent.

By using the buffer/transfer registers to hold a copy of the time, the user is able to read the entire set of registers without any values changing during the read.

Similarly, when the application needs to change the time in the counters, it is necessary that all the counters be loaded simultaneously. Thus, the user writes sequentially to the various buffer/transfer registers, then they are copied to the counters in a single transfer thereby coherently loading the counters.

Write flag

The copying to the counters is caused by an internal write flag which gets set anytime a write occurs in one of the buffer transfer registers, but not to any of the other (non-clock) registers. For example, writing the watchdog or calibration register will not set the write flag, but writing the seconds or day-of-week will set the flag.

At the end of the write cycle, when a STOP condition occurs on the I²C bus, if the device sees the write flag set, it copies all the buffer transfer registers to the clock counters. Even if only one or two of the buffer/transfer registers is overwritten by the application, all the registers will be copied to the counters.

Auto-setting of the HT bit

Whenever the device is powered down, the time and date are copied to the buffer/transfer registers and the HT bit is set automatically. At power-up, the user can read the device (with the HT bit still set) and retrieve the time of power-down from the registers. This allows the application to determine how long the power outage lasted which is needed in some situations. As long as the HT bit remains set, reads will return the time of power-down (assuming no writes have occurred to alter the contents of the buffer/transfer registers).

In order to read the present time, the user must first clear (write a 0 to) the HT bit. Subsequent reads will return the current time. Subtracting the time of power-down from the present time establishes the length of the power outage.

Writing with the HT bit set

Following a power failure, the buffer/transfer registers contain the time of power-down. Should the user write to any of the clock registers (addresses 0x00 to 0x07 in the table above), the write flag will be set. Thus, at the end of the write cycle, the counters will be updated from the registers.

If the HT bit is still set, the buffer/transfer registers contain the time of power-down modified by the written value. Thus, at the end of the write sequence, the modified time of power-down will be written back into the counters thus causing an apparent loss of time.

Example: Let the time/date of power down be, Mon, 9-Mar-08, 7:23:44pm. At power-up, prior to clearing the HT bit, the user writes the ST bit in the seconds register thus setting the write flag, but writes no other bits. At the end of the write cycle, the present time will revert to the time of power-down thus resulting in an apparent loss of time.

Conversely, if the HT bit had been cleared prior to the write, the buffer/transfer registers would have been updated to the present time. As before, a write of the ST bit would have set the write flag, but the resultant update of the counters would have placed the current time back in them. They would have been written over with the same values already present in the counters. No loss of time would occur.

For more information, refer to application note AN1572.

9 RTC initialization

9.1 What is the best sequence for accessing the RTC at first power-up? On subsequent power-ups?

This will vary from device to device, and hence a comprehensive answer is beyond the scope of this document. Instead, we offer an example for the M41T83/M41T82.

Initializing and accessing the M41T83/M41T82

At first power-up, the part is in a benign state - the alarms and interrupts are disabled as are the watchdog and timer. The OUT bit is high, and the frequency test bit, FT, is disabled. Both the digital and analog calibration functions are set to the neutral points and the OTP bit is set to 0 thus selecting the user analog calibration register over the factory value. (OTP applies only to the M41T83 in the embedded crystal [MY] package.)

The squarewave output is enabled and 32.768 kHz is selected. (This allows devices using this as a reference to have it at first power-up without need of user intervention.)

Figure 14: M41T83/M41T82 power-up defaults

	ST	HT	CB1:CB0	OUT	FT	Watchdog BM4:BM0, RB1:RB0	OSC Fail		IRQ1/FT/OUT pin Alarm 1			Timer			
							OFIE	OF	A1IE	ABE	RPT15:11	TE	$\overline{\text{TI}}$ /TP	TIE	TD1:TD0
1st power-up	0	1	00	1	0	0000000	0	1	0	0	00000	0	0	0	11
Power-up backup	UC	1	UC	UC	0	0000000	UC	UC	UC	UC	UC	0	UC	UC	UC

	Digital Cal DCS, DC4:DC0		Analog Cal ACS, AC5:AC0		Squarewave output		Alarm 2			
	DCS	DC4:DC0	ACS	AC5:AC0	SQWE	RS3:RS0	OTP	AL2E	A2IE	RPT25:21
1st power-up	000000		00000000		1	1000	0	0	0	00000
Power-up from backup	UC		UC		UC	UC	UC	UC	UC	UC

The clock registers - hours, minutes, seconds, year, month, date - are unknown. Only the century bits, CB1:CB0, are defined (00).

The stop bit, ST, powers up cleared thus enabling the 32 KHz oscillator. But, since the oscillator has not been running (prior to this first power-up) the oscillator fail detect bit, OF, will be set.

Lastly, as is the case at all power-ups, the HT bit is set.

First power-up

Since most of the peripheral and alarm functions are not enabled at power-up, there is little urgency to initialize the part. The only item which might require immediate attention is the squarewave function which powers-up running. Some applications may prefer to disable this, or change its frequency.

The next thing the user should do is to write the HT bit to 0, then set the time and date. (For other RTCs, at this point in the flow, if the ST bit is 1, it should be cleared to 0.)


If the application will be calibrated, this should be the next step.

Then the OF bit should be cleared (written to 0). Since power-up - since oscillator startup - four seconds must have elapsed before this step is done. If calibration was performed, then the time required to do that can be subtracted from the four seconds, and if calibration took longer than that, then no additional waiting is required. The software should verify that the OF bit remained cleared before progressing to the next step.

The next few items are optional. If the watchdog will be used, it can be started now, assuming the software will soon get to the operational code which updates the watchdog. Otherwise, the software should wait until the top of its main routine to start the watchdog.

If the timer or alarms will be used, the user might set them here, or again wait until the top of the main routine. That will prevent any of these functions from timing out (interrupting) while the processor is still running its initialization routine.

Figure 15: First power-up



Power-up from backup


Coming out of backup, the first thing to do is read the time. Prior to clearing the HT bit, the RTC's buffer/transfer registers will contain the time of power down. If the duration of power outage is needed by the application, the time of power down will be required. Otherwise, this step can be skipped.

The next step is to clear the HT bit by writing it to 0. It is very important that the HT bit be cleared prior to writing any of the timekeeping registers (addresses 0x00 to 0x07). Failure to do so can result in corrupting the RTC counters.

If, at this point in the application flow, the present time is required, the time would be read. With the HT bit clear, the present time will be returned by a read.

Upon servicing any interrupts from the RTC - e.g., alarm or OF - the flags register must be cleared. Most of the flag bits clear upon reading, but the OF bit must be written to 0. Also, the user should bear in mind that clearing the alarm flags (AF1, AF2) and oscillator fail flag (OF) will clear the associated interrupt.

Figure 16: Power-up from backup



Watchdog and timer

Lastly, power cycling always leaves the watchdog and timer disabled. If either is being used by the application, they will need to be re-initialized.

10 Revision history

Table 4: Document revision history

Date	Revision	Changes
04-Nov-2009	1	Initial release.
17-Jul-2012	2	Textual updates concerning device availability.
17-Aug-2015	3	Added Section 1: "Battery hookup and charging protection"

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics – All rights reserved