

AN4116 Application note

STEVAL-ISA112V1: 12 V/4 W, 115 kHz non-isolated flyback

By Mirko Sciortino

Introduction

This document describes a 12 V-350 mA power supply set in non-isolated flyback topology with the VIPER06, a new offline high voltage converter by STMicroelectronics.

The features of the device are:

- 800 V avalanche rugged power section
- PWM operation at 115 kHz with frequency jittering for lower EMI
- limiting current with adjustable set point
- onboard soft-start
- safe auto-restart after a fault condition (overload, short-circuit)

The VIPER06 does not require a biasing circuit to operate because the IC can be supplied by an internal current generator, therefore saving the cost of the transformers auxiliary winding. If the device is biased through an auxiliary winding, the demonstration board can reach very low standby consumption (< 30 mW at 230 V_{AC} , with output load disconnected). Both cases are treated in the present document. The available protections are: thermal shutdown with hysteresis, delayed overload protection, open loop failure protection (the last is available only if self-biasing is excluded).

CCI O DI CONTRIBUITO DI CONTRIBUITO

Figure 1. Demonstration board image

STEVAL-ISA112V1

January 2013 Doc ID 023220 Rev 1 1/38

Contents

1	Ada	Adapter features					
2	Circ	uit description	7				
3	Sche	ematic and bill of material	9				
4	Tran	sformer	. 12				
5	Test	ing the board	. 13				
	5.1	Typical waveforms	. 13				
	5.2	Precision of the regulation and output voltage ripple	. 14				
	5.3	Burst mode and output voltage ripple	. 15				
	5.4	Efficiency	. 16				
	5.5	Light load performance	. 17				
6	Fund	ctional check	. 21				
	6.1	Soft-start	. 21				
	6.2	Overload protection	. 21				
	6.3	Feedback loop failure protection	. 22				
7	Feed	dback loop calculation guidelines	. 24				
	7.1	Transfer function	. 24				
	7.2	Compensation procedure	. 25				
8	Ther	rmal measurements	. 27				
9	ЕМІ	EMI measurements					
10	Boai	Board layout					
11	Con	Conclusions					

AN4116 Contents

Appendix	Α .	Test equipment and measurement of efficiency and light load performance	33
	A.1	Measuring input power	33
12	Ref	erences	36
13	Rev	vision history	37

List of figures AN4116

List of figures

Figure 1.	Demonstration board image	1
Figure 2.	Application schematic	9
Figure 3.	VDD waveforms IC externally biased (J1 selected)	11
Figure 4.	VDD waveforms IC self-biased (J1 not selected)	
Figure 5.	Transformer size and pin diagram pin distances	
Figure 6.	Transformer electrical diagram	
Figure 7.	Transformer side view 1	
Figure 8.	Transformer side view 2	12
Figure 9.	Drain current/voltage @ 115 V _{AC} max. load	13
Figure 10.	Drain current/voltage @ 230 V _{AC} max. load	
Figure 11.	Drain current/voltage @ 90 V _{AC} max. load	
Figure 12.	Drain current/voltage @ 265 V _{AC} max. load	
Figure 13.	Line regulation at different loads; IC externally biased (J1 selected)	
Figure 14.	Line regulation at different loads; IC self-biased (J1 not selected)	
Figure 15.	Load regulation at different input voltages; IC externally biased (J1 selected)	
Figure 16.	Load regulation at different input voltages; IC self-biased (J1 not selected)	
Figure 17.	Output voltage ripple @ 115 V _{AC} no load	
Figure 18.	Output voltage ripple @ 230 V _{AC} no load	
Figure 19.	Output voltage ripple @ 115 V _{AC} 25 mA	
Figure 20.	Output voltage ripple @ 230 V _{AC} 25 mA	
Figure 21.	Active mode efficiency of the demonstration board	
Ü	and comparison with energy efficiency standards (IC externally biased)	17
Figure 22.	P _{IN} vs. V _{IN} at no load and light load; IC externally biased (J1 selected)	
Figure 23.	P _{IN} vs. V _{IN} at no load and light load, IC self-biased (J1 not selected)	
Figure 24.	Efficiency @ P _{IN} =1 W; IC externally biased (J1 selected)	
Figure 25.	Efficiency @ P _{IN} =1 W; IC self-biased (J1 not selected)	
Figure 26.	P _{IN} @ P _{OUT} = 250 mW; IC externally biased (J1 selected)	
Figure 27.	P _{IN} @ P _{OUT} = 250 mW; IC self-biased (J1 not selected)	
Figure 28.	Soft-start at startup	
Figure 29.	Soft-start at startup (zoom)	
Figure 30.	Output short-circuit applied: OLP tripping	
Figure 31.	Output short-circuit maintained: OLP steady-state	
Figure 32.	Output short-circuit maintained: OLP steady-state (zoom)	
Figure 33.	Output short-circuit removal and converter restart	
Figure 34.	Feedback loop failure protection: tripping	
Figure 35.	Feedback loop failure protection: steady-state	
Figure 36.	Feedback loop failure protection: steady-state, zoom	
Figure 37.	Feedback loop failure protection: converter restart	
Figure 38.	Control loop block diagram	24
Figure 39.	Thermal map at V _{IN} =85 V _{AC} , T _{AMB} =25 °C, full load; IC externally biased	27
Figure 40.	Thermal map at V _{IN} =85 V _{AC} , T _{AMB} =25 °C, full load; IC self-biased	27
Figure 41.	Thermal map at VIN=115 V _{AC} , full load, T _{AMB} =25 °C; IC externally biased	27
Figure 42.	Thermal map at V _{IN} =115 V _{AC} , full load, T _{AMB} =25 °C; IC self-biased	27
Figure 43.	Thermal map @ V _{IN} =230 V _{AC} , full load, T _{AMB} =25 °C; IC externally biased	28
Figure 44.	Thermal map @ V _{IN} =230 V _{AC} , full load, T _{AMB} =25 °C; IC self-biased	28
Figure 45.	Thermal map @ V _{IN} =265 V _{AC} , full load, T _{AMB} =25 °C; IC externally biased	28
Figure 46.	Thermal map @ V _{IN} =265 V _{AC} , full load, T _{AMB} =25 °C; IC self-biased	28
Figure 47.	Peak measurements @ $V_{IN}=115 V_{AC}$, full load, $T_{AMR}=25 \times C$; IC externally biase	d 29

47/

AN4116 List of figures

Figure 48.	Peak measurements @ V _{IN} =230 V _{AC} , full load, T _{AMB} =25 ×C; IC externally biased	. 29
Figure 49.	Quasi-peak measurements @ V _{IN} =115 V _{AC} , full load, T _{AMB} =25 ×C; IC externally biased	1 29
Figure 50.	Quasi-peak measurements @ V _{IN} =230 V _{AC} , full load, T _{AMB} =25 ×C; IC externally biased	1 29
Figure 51.	Average measurements @ V_{IN} =115 V_{AC} , full load, T_{AMB} =25 ×C; IC externally biased	. 30
Figure 52.	Average measurements @ V_{IN} =230 V_{AC} , full load, T_{AMB} =25 ×C; IC externally biased	. 30
Figure 53.	Board layout	. 31
Figure 54.	Connections of the UUT to the wattmeter for power measurements	. 33
Figure 55.	Switch in position 1 - setting for standby measurements	. 34
Figure 56.	Switch in position 2 - setting for efficiency measurements	. 34

List of tables AN4116

List of tables

Table 1.	Electrical specifications	7
Table 2.	Bill of material	. 10
Table 3.	Transformer characteristics	. 12
Table 4.	Output voltage line-load regulation	. 14
Table 5.	Output voltage ripple at no/light load	
Table 6.	No load input power	. 17
Table 7.	Energy consumption criteria for no load	. 17
Table 8.	Light load performance P _{OUT} =25 mW	. 18
Table 9.	Light load performance P _{OUT} =50 mW	
Table 10.	P _{OUT} @ P _{IN} =1 W	
Table 11	Document revision history	

AN4116 Adapter features

1 Adapter features

The electrical specifications of the demonstration board are listed below in Table 1.

Table 1.	Electrical specifications

Parameter	Symbol	Value
Input voltage range	V _{IN}	[90 V _{AC} ; 265 V _{AC}]
Output voltage	V _{OUT}	12 V
Max. output current	I _{OUT}	0.35 A
Precision of output regulation	ΔV _{OUT_HF}	± 5%
High frequency output voltage ripple	ΔV _{OUT_HF}	50 mV
Max. ambient operating temperature	T _{AMB}	60 ºC

2 Circuit description

The power supply is set in flyback topology. The schematic is given in *Figure 2* and the bill of materials in *Table 2*. The input section includes a resistor R0 for inrush current limiting and a diode bridge (D0) and Pi filter for EMC suppression (Cin1, Lin, Cin2). The transformer core is a standard E13. The output voltage value is set in a simple way through the RfbH-RfbL voltage divider between the output terminal and the FB pin, according to the following formula:

Equation 1

$$V_{OUT} = 3.3 \cdot \left(1 + \frac{RfbH}{RfbL}\right)$$

In fact, the FB pin is the input of an error amplifier and is an accurate 3.3 V voltage reference. In the schematic the upper resistor RfbH has been split into RfbH1 and RfbH2; and the lower resistor RfbL into RfbL1 and RfbL2 in order to allow a better tuning of the output voltage value. The compensation network is connected between the COMP pin (which is the output of the error amplifier) and the GND pin and is made up of Cp, Cc and Rc. The resistor RLIM, placed between the LIM and GND pins, has the purpose of reducing the drain current limitation, from IDLIM to about 250 mA in order to limit the deliverable output power of the converter and keep the power components safe. At power-up, as the rectified input voltage rises over the $V_{DRAINSTART}$ threshold, the high voltage current generator starts charging the VDD capacitor, CVDD, from 0 V up to VDDON. At this point the Power MOSFET starts switching, the HV current generator is turned off and the IC is biased by the energy stored in CVDD. In this demonstration board, if jumper J1 is not selected, the IC is biased through the internal high voltage startup current generator, which is automatically turned on as the VDD voltage drops to VDD_{CS ON} and switched off as VDD is charged up to VDD_{ON} (self-biasing). The use of self-biasing means higher power dissipation and must be avoided if low standby consumption is required. Self-biasing is excluded by keeping the VDD pin voltage always above the VDD_{CS ON} threshold. In this board, since the output voltage is higher than VDD_{CS ON}, this is obtained selecting jumper J1, which

Circuit description AN4116

connects the output terminal to the VDD through a small signal diode. If the output voltage is lower than VDD_{CS_ON} , the self-biasing can be excluded only using an auxiliary winding. The IC biasing through auxiliary winding or through the output is referred to as external biasing. In *Figure 3* the VDD waveforms for both cases (IC external biased and self-biased) are shown.

3 Schematic and bill of material





Table 2. Bill of material

Ref.	Part Description		Manufacturer
Cin1		3.3 µF, 400 V NHG series electrolytic capacitor	
Cin2		3.3 µF, 400 V NHG series electrolytic capacitor	
CVDD		1 μF, 50 V electrolytic capacitor	
Cfilt1		100 nF, 50 V ceramic capacitor	
Сс		10 nF, 50 V ceramic capacitor	
Ср		1 nF, 50 V ceramic capacitor	
Cfb		1 nF, 50 V ceramic capacitor	
Cout		330 μF, 16 V ZL series ultra-low ESR electrolytic capacitor	Rubycon
Ccl	Not mounted		
Cfilt2	Not mounted		
D0	DF06M	600 V, 1 A diode bridge	Vishay
D1	Not mounted		
D2	STPS2H100	100 V, 2 A, power Schottky rectifier	ST
Daux	1N4148	Small signal diode	
Dz	Not mounted		
R0		4.7 Ω 3/4 W resistor	
RLIM		15 kΩ5% 1/4 W resistor	
Rc		47 kΩ5% 1/4 W resistor	
RfbH1		33 kΩ 1% 1/4 W resistor	
RfbH2		0 Ω	
RfbL1		12 kΩ 1% 1/4 W resistor	
RfbL2		0.47 kΩ1% 1/4 W resistor	
Raux	Not mounted		
IC1	VIPer06HN	Offline high voltage PWM controller	ST
T1	1921.0040	Transformer Magnetica	
Lin	B82144A2105J000	1 mH inductor LBC series	Epcos

Figure 3. VDD waveforms IC externally biased (J1 selected)

Figure 4. VDD waveforms IC self-biased (J1 not selected)



477

Transformer AN4116

4 Transformer

12/38


The transformer characteristics are listed in the table below.


Table 3. Transformer characteristics

Parameter	Value	Test conditions
Manufacturer	Magnetica	
Part number	1921.0040	
Primary inductance (pins 3 - 4)	1.2 mH ± 15%	Measured at 1 kHz 0.1 V
Leakage inductance	2.8%	Measured at 10 kHz 0.1 V
Primary to secondary turn ratio (3 - 4)/(5 - 8)	6.11 ± 5%	Measured at 10 kHz 0.1 V
Primary to auxiliary turn ratio (3 - 4)/(2 - 1)	5 ± 5%	Measured at 10 kHz 0.1 V

The following figures show size and pin distances ([mm]) of the transformer.

Figure 5. Transformer size and pin diagram Figure 6. Transformer electrical diagram pin distances





Doc ID 023220 Rev 1

AN4116 Testing the board

5 Testing the board

5.1 Typical waveforms

Drain voltage and current waveforms in full load condition are reported for the two nominal input voltages in *Figure 9* and *10*, and for minimum and maximum input voltage in *Figure 11* and *12* respectively.

Figure 9. Drain current/voltage @ 115 V_{AC} Figure 9. Fi

Figure 10. Drain current/voltage @ 230 V_{AC} max. load





Figure 11. Drain current/voltage @ 90 V_{AC} max. load

Figure 12. Drain current/voltage @ 265 V_{AC} max. load



Testing the board AN4116

5.2 Precision of the regulation and output voltage ripple


The output voltage of the board has been measured in different line and load conditions with the results shown in *Table 4*. The output voltage is practically not affected by the line condition and by the IC biasing (self-supply or not).

Table 4.	Output voltage line-load regulation
IUDIC T.	Output voitage into toda requiation

	V _{OUT} [V]							
	No load		50% load		75% load		100% load	
V _{IN} [V _{AC}]	IC externally biased	IC self- biased						
90	12.04	12.05	12.00	11.98	12.00	11.98	11.99	11.97
115	12.05	12.05	12.00	11.99	12.00	11.98	11.99	11.97
150	12.05	12.05	12.00	11.98	12.00	11.98	11.99	11.97
180	12.05	12.04	12.00	11.98	12.00	11.98	11.99	11.97
230	12.05	12.04	12.00	11.98	12.00	11.98	11.99	11.97
265	12.05	12.04	12.00	11.98	12.00	11.98	11.99	11.97

Figure 13. Line regulation at different loads; IC Figure 14. Line regulation at different loads; IC externally biased (J1 selected)

Line regulation at different loads; IC self-biased (J1 not selected)



AN4116 Testing the board

Figure 15. Load regulation at different input voltages; IC externally biased (J1 selected)

Figure 16. Load regulation at different input voltages; IC self-biased (J1 not selected)

-115


230

265

AM11691v1

0.35

0.3




5.3 Burst mode and output voltage ripple

When the converter is lightly loaded, the COMP pin voltage decreases. As it reaches the shutdown threshold, V_{COMPL} (1.1 V, typical), the switching is disabled and no more energy is transferred to the secondary side. So, the output voltage decreases and the regulation loop makes the COMP pin voltage increase again. As it rises 40 mV above the V_{COMPL} threshold, the normal switching operation is resumed. This results in a controlled on/off operation which is referred to as "burst mode". This mode of operation keeps the frequency-related losses low when the load is very light or disconnected, making it easier to comply with energy saving regulations.

The figures below show the output voltage ripple when the converter is no/lightly loaded and supplied with 115 V_{AC} and 230 V_{AC} respectively.

Figure 17. Output voltage ripple @ 115 V_{AC} no load

Figure 18. Output voltage ripple @ 230 V_{AC} no load



Testing the board AN4116

Figure 19. Output voltage ripple @ 115 V_{AC} Figure 20. Output voltage ripple @ 230 V_{AC} 25 mA




Table 5 shows the measured value of the burst mode frequency ripple measured in different operating conditions. The ripple in burst mode operation is very low.

Table 5. Output voltage ripple at no/light load

V [V .]	V _{OUT} [mV]			
V _{IN} [V _{AC}]	No load	25 mA load		
90	2	7		
115	2	7		
230	4	8		
265	4	9		

5.4 Efficiency

The active mode efficiency is defined as the average of the efficiencies measured at 25%, 50%, 75% and 100% of maximum load, at nominal input voltage (V_{IN} = 115 V_{AC} and V_{IN} = 230 V_{AC}).

External power supplies (the power supplies which are contained in a separate housing from the end-use devices they are powering) need to comply with the Code of Conduct (version 4) "Active Mode Efficiency" criterion, which states an active mode efficiency higher than 71.18% for a power throughput of 4.2 W.

Another standard to be applied to external power supplies in the coming years is the DOE (Department of Energy) recommendation, whose active mode efficiency requirement for the same power throughput is 76.6%.

If the IC is externally biased, the presented demonstration board is compliant with both standards, as can be seen from *Figure 21*, where the average efficiencies of the board at 115 V_{AC} (81.6%) and at 230 V_{AC} (77.2%) are plotted with dotted lines, together with the above limits. In the same figure the efficiency at 25%, 50%, 75% and 100% of output load for both input voltages is also shown.

16/38 Doc ID 023220 Rev 1

AN4116 Testing the board




Figure 21. Active mode efficiency of the demonstration board and comparison with energy efficiency standards (IC externally biased)

5.5 Light load performance

The input power of the converter has been measured in no load condition for different input voltages and the results are reported in *Table 6*.

Table 6. No load input p	power
--------------------------	-------

V _{IN} [V _{AC}]	P _{IN} [mW]			
	IC externally biased	IC self-biased		
90	17.2	108		
115	18.3	137		
150	20.2	178		
180	22.1	213		
230	25.9	273		
265	28.5	314		

In version 4 of the Code of Conduct, also the power consumption of the power supply when it is no loaded is considered. The criteria to be compliant with are reported in *Table 7* below:

Table 7. Energy consumption criteria for no load

Nameplate output power (Pno)	Maximum power in no load for AC-DC EPS
0 W ≤ P _{no} ≤ 50 W	< 0.3 W
50 W < P _{no} < 250 W	< 0.5 W

The performance of the presented board (when the self-supply function is not used) is much better than required; the power consumption is more than ten times lower than the limit fixed by version 4 of the Code of Conduct. Even though the performance seems to be

Testing the board AN4116

disproportionally better than requirements, it is worth noting that often AC-DC adapter or battery charger manufacturers have very strict requirements about no load consumption and if the converter is used as an auxiliary power supply, the line filter is often the big line filter of the entire power supply that increases greatly the standby consumption.

Even though version 4 of the Code of Conduct does not have other requirements regarding light load performance, in order to give a more complete overview, we report the input power and efficiency of the demonstration board also in two other low load cases. *Table 8* and *14* show the performance when the output load is 25 mW and 50 mW respectively.

Table 8. Light load performance P_{OUT}=25 mW

		P _{IN} [mW]		Efficiency (%)	
V _{IN} [V _{AC}] P _{OUT} [mW]	IC externally biased	IC self-biased	IC externally biased	IC self-biased	
90	25	49.7	128	50.30	19.6
115	25	51.5	157	48.54	15.9
150	25	54.7	200	45.70	12.5
180	25	57.3	236	43.63	10.6
230	25	61.7	296	40.52	8.4
265	25	64.8	337	38.58	7.4

Table 9. Light load performance P_{OUT}=50 mW


	P _{OUT} [mW]	PIN [mW]		Efficiency (%)	
V _{IN} [V _{AC}]		IC externally biased	IC self-biased	IC externally biased	IC self-biased
90	50	82.4	167	60.71	29.94
115	50	85.0	198	58.82	25.25
150	50	89.3	242	55.99	20.66
180	50	93.0	280	53.76	17.86
230	50	98.0	341	51.02	14.66
265	50	101.1	384	49.46	13.02

The input power vs. input voltage for no and light load conditions (*Table 7*, 8 and 14) are reported in the diagrams below.

AN4116 Testing the board

Figure 22. P_{IN} vs. V_{IN} at no load and light load; IC externally biased (J1 selected)

Figure 23. P_{IN} vs. V_{IN} at no load and light load, IC self-biased (J1 not selected)




Depending on the equipment supplied, we can have several criteria to measure the standby or light load performance of a converter. One of these is the measurement of the output power when the input power is equal to one watt. In *Table 10* the output power needed to have 1 W of input power in different line conditions is reported. *Figure 24* and *25* show the diagram of the output powers corresponding to $P_{IN} = 1$ W for different values of the input voltage.

Table 10. P_{OUT} @ P_{IN}=1 W

V _{IN} [V _{AC}] P _{IN} [W]		P _{OUT} [W]		Efficiency (%)	
	IC externally biased	IC self-biased	IC externally biased	IC self-biased	
90	1	0.78	0.64	78	64
115	1	0.77	0.60	77	60
150	1	0.73	0.55	73	55
180	1	0.70	0.49	70	49
230	1	0.68	0.43	68	43
265	1	0.65	0.40	65	40


Testing the board AN4116

Figure 24. Efficiency @ P_{IN}=1 W; IC externally Figure 25. Efficiency @ P_{IN}=1 W; IC self-biased (J1 selected) biased (J1 not selected)



Another requirement (EuP lot 6) is that the input power should be less than 500 mW when the converter is loaded with 250 mW. The performance is shown in *Figure 26* for IC externally biased and in *Figure 27* for self-biasing.

Figure 26. P_{IN} @ P_{OUT} = 250 mW; IC externally Figure 27. P_{IN} @ P_{OUT} = 250 mW; IC self-biased (J1 selected)



AN4116 Functional check

6 Functional check


6.1 Soft-start

At startup the current limitation value reaches IDLIM after an internally fixed time, t_{SS} , whose typical value is 8.5 msec. This time is divided into 16 time intervals, each corresponding to a current limitation step progressively increasing. In this way the drain current is limited during the output voltage increase, therefore reducing the stress on the secondary diode.

The soft-start phase is shown in Figure 28 and 29.

Figure 28. Soft-start at startup

Figure 29. Soft-start at startup (zoom)



6.2 Overload protection

In the case of overload or short-circuit (see *Figure 38*), the drain current reaches the IDLIM value (or the one set by the user through the RLIM resistor). In every cycle where this condition is met, a counter is incremented; if it is maintained continuously for the time t_{OVL} (50 msec typical, internally fixed), the overload protection is tripped, the power section is turned off and the converter is disabled for a t_{RESTART} time (1sec typical). After this time has elapsed, the IC resumes switching and, if the short is still present, the protection occurs indefinitely in the same way (*Figure 31*). This ensures restart attempts of the converter with low repetition rate, so that it works safely with extremely low power throughput and avoids the IC overheating in the case of repeated overload events.

Furthermore, every time the protection is tripped, the internal soft startup function is invoked (*Figure 32*), in order to reduce the stress on the secondary diode.

After the short removal, the IC resumes normal working. If the short is removed during t_{SS} or t_{OVL} , i.e. before the protection tripping, the counter is decremented on a cycle-by-cycle basis down to zero and the protection is not tripped.

If the short-circuit is removed during $t_{RESTART}$, the IC must wait for the $t_{RESTART}$ period to elapse before switching is resumed (*Figure 33*).

Functional check AN4116

Figure 30. Output short-circuit applied: OLP Figure 31. Output short-circuit maintained: tripping OLP steady-state





Figure 32. Output short-circuit maintained: OLP steady-state (zoom)

Figure 33. Output short-circuit removal and converter restart



6.3 Feedback loop failure protection

This protection is available any time the IC is not self-biased. As the loop is broken (RfbL shorted or RfbH open), the output voltage V_{OUT} increases and the VIPER06 runs at its maximum current limitation. The VDD pin voltage increases as well, because it is linked to the V_{OUT} voltage either directly or through the auxiliary winding, depending on the cases.

If the VDD voltage reaches the VDD clamp threshold (23.5 V min.) in less than 50 msec, the IC is shut down by open loop failure protection (see *Figure 34* and *35*), otherwise by OLP, as described in the previous section. The breaking of the loop has been simulated by shorting the low side resistor of the output voltage divider, RfbL = RfbL1+RfbL2. The same behavior can be induced opening the high side resistor, RfbH = RfbH1+RfbH2.

AN4116 Functional check

The protection acts in auto-restart mode with $t_{RESTART} = 1 sec$ (*Figure 35*). As the fault is removed, normal operation is restored after the last $t_{RESTART}$ interval has been completed (*Figure 37*).

Figure 34. Feedback loop failure protection: Figure 35. Feedback loop failure protection: tripping steady-state





Figure 36. Feedback loop failure protection: steady-state, zoom

Figure 37. Feedback loop failure protection: converter restart




7 Feedback loop calculation guidelines

7.1 Transfer function

The set PWM modulator + power stage is indicated with G1(f), while C(f) is the "controller", i.e. the network which is in charge to ensure the stability of the system.

Figure 38. Control loop block diagram



The mathematical expression of the power plant G1(f) is the following:

Equation 2

$$G_{1}(f) = \frac{\Delta V_{\text{OUT}}}{\Delta I_{\text{pk}}} = \frac{V_{\text{OUT}} \cdot (1 + \frac{j \cdot 2 \cdot \pi \cdot f}{z})}{Ipkp(fsw, Vdc) \cdot (1 + \frac{j \cdot 2 \cdot \pi \cdot f}{p})} = \frac{V_{\text{OUT}} \cdot (1 + \frac{j \cdot f}{fz})}{Ipkp(fsw, Vdc) \cdot (1 + \frac{j \cdot f}{fp})}$$

where fp is the pole due to the output load and fz the zero due to the ESR of the output capacitor:

Equation 3

$$fp = \frac{1}{\pi \cdot C_{OUT} \cdot (R_{OUT} + 2ESR)}$$

Equation 4

$$fz = \frac{1}{2 \cdot \pi \cdot C_{OUT} \cdot ESR}$$

The mathematical expression of the compensator C(f) is:

Equation 5

$$C(f) = \frac{\Delta I_{\text{pk}}}{\Delta V_{OUT}} = \frac{C_0}{H_{COMP}} \cdot \frac{1 + \frac{f \cdot j}{fZc}}{2 \cdot \pi \cdot f \cdot j \cdot \left(1 + \frac{f \cdot j}{fPc}\right)}$$

where:

Equation 6

$$Co = -\frac{Gm}{Cc + Cp} \cdot \frac{RfbL}{RfbL + RfbH}$$

Equation 7

$$fZc = \frac{1}{2 \cdot \pi \cdot Rc \cdot Cc}$$

Equation 8

$$fPc = \frac{Cc + Cp}{2 \cdot \pi \cdot Rc \cdot Cc \cdot Cp}$$

are chosen in order to ensure the stability of the overall system. Gm = 2 mA/V (typical) is the VIPER06 transconductance.

7.2 Compensation procedure

The first step is to choose the pole and zero of the compensator and the crossing frequency, for instance:

- fZc = fp/2
- fPc = fz
- fcross = fcross sel ≤fsw/10

G1(fcross_sel) can be calculated from *Equation 2* and, since by definition it is $|C(fcross_sel)^*G1(fcross_sel)| = 1$, C_0 can be calculated as follows:

Equation 9

$$C_{0} = \frac{\left| 2 \cdot \pi \cdot fcross _ sel \cdot j \right| \cdot \left| 1 + \frac{fcross _ sel \cdot j}{fPc} \right|}{\left| 1 + \frac{fcross _ sel \cdot j}{fZc} \right|} \cdot \frac{H_{COMP}}{\left| G1(fcross _ sel) \right|}$$

At this point the bode diagram of $G1(f)^*C(f)$ can be plotted, in order to check the phase margin for the stability. If the margin is not high enough, an alternative choice should be made for fZc, fPc and fcross_sel, and the procedure repeated. When the stability is ensured, the next step is to find the values of the schematic components, which can be calculated, using the above formulas, as follows:

Equation 10

$$RfbL = \frac{RfbH}{\frac{Vout}{3.3V} - 1}$$

Equation 11

$$Cp = \frac{fZc}{fPc} \cdot \frac{Gm}{|Co|} \cdot \frac{RfbL}{RfbL + RfbH}$$

Equation 12

$$Cc = Cp \cdot \left(\frac{fPc}{fZc} - 1\right)$$

Equation 13

$$Rc = \frac{Cc + Cp}{2 \cdot \pi \cdot fPc \cdot Cc \cdot Cp}$$

AN4116 Thermal measurements

8 Thermal measurements

A thermal analysis of the board has been performed using an IR camera for 85 V_{AC} , 115 V_{AC} , 230 V_{AC} and 265 V_{AC} mains input, full load condition, both with and without the self-biasing function. The results are shown in the following figures. When the self-biasing function is used, the VIPER06 temperature is higher, due to the power dissipated by the HV-startup generator.

Figure 39. Thermal map at V_{IN} =85 V_{AC} , T_{AMB} =25 °C, full load; IC externally biased

Figure 40. Thermal map at V_{IN} =85 V_{AC} , T_{AMB} =25 °C, full load; IC self-biased





Figure 41. Thermal map at VIN=115 V_{AC} , full load, T_{AMB} =25 $^{\circ}C$; IC externally biased

Figure 42. Thermal map at V_{IN} =115 V_{AC} , full load, T_{AMB} =25 °C; IC self-biased



577

Thermal measurements AN4116

Figure 43. Thermal map @ V_{IN} =230 V_{AC} , full load, T_{AMB} =25 °C; IC externally biased

Figure 44. Thermal map @ V_{IN} =230 V_{AC} , full load, T_{AMB} =25 °C; IC self-biased





Figure 45. Thermal map @ V_{IN} =265 V_{AC} , full load, T_{AMB} =25 °C; IC externally biased

Figure 46. Thermal map @ V_{IN} =265 V_{AC} , full load, T_{AMB} =25 $^{\circ}C$; IC self-biased



28/38 Doc ID 023220 Rev 1


AN4116 EMI measurements

9 EMI measurements

A pre-compliant test of the EN55022 (Class B) European standard has been performed using an EMC analyzer and an LISN. Peak, quasi-peak and average measurements have been conducted as reported in the following figures.

Figure 47. Peak measurements @ V_{IN} =115 V_{AC} , full load, T_{AMB} =25 $^{\circ}$ C; IC externally biased


Figure 48. Peak measurements @ V_{IN} =230 V_{AC} , full load, T_{AMB} =25 $^{\circ}$ C; IC externally biased




Ref 75 dB_PV •Atten 10 dB 16.09 dB_PV Peak Log 10 dB 16.09 dB 16

Figure 49. Quasi-peak measurements @ V_{IN} =115 V_{AC} , full load, T_{AMB} =25 $^{\circ}$ C; IC externally biased


Figure 50. Quasi-peak measurements @ V_{IN} =230 V_{AC} , full load, T_{AMB} =25 $^{\circ}$ C; IC externally biased





EMI measurements AN4116


Figure 51. Average measurements @ V_{IN} =115 Figure 52. Average measurements @ V_{IN} =230 V_{AC} , full load, T_{AMB} =25 °C; IC externally biased V_{AC} , full load, V_{AC} , full load, V_{AC} , full load, V_{AC} externally biased



AN4116 Board layout

10 Board layout

Figure 53. Board layout



Conclusions AN4116

11 Conclusions

The VIPER06 allows a non-isolated converter to be designed in a simple way and with few external components. In this document a flyback has been described and characterized. Special attention has been given to light load performance. The efficiency performance has been compared to the requirements of the Code of Conduct (version 4) for an external ACDC adapter with very good results, the measured active mode efficiency is always higher with respect to the minimum required.

Appendix A Test equipment and measurement of efficiency and light load performance

The converter input power has been measured using a wattmeter. The wattmeter measures simultaneously the converter input current (using its internal ammeter) and voltage (using its internal voltmeter). The wattmeter is a digital instrument so it samples the current and voltage and converts them to digital forms. The digital samples are then multiplied giving the instantaneous measured power. The sampling frequency is in the range of 20 kHz (or higher depending on the instrument used). The display provides the average measured power, averaging the instantaneous measured power in a short period of time (1 sec typ.).

Figure 54 shows how the wattmeter is connected to the UUT (unit under test) and to the AC source and the wattmeter internal block diagram.




Figure 54. Connections of the UUT to the wattmeter for power measurements

An electronic load has been connected to the output of the power converter (UUT), allowing to set and measure the converter load current, while the output voltage has been measured by a voltmeter. The output power is the product between load current and output voltage. The ratio between the output power, calculated as previously stated, and the input power, measured by the wattmeter, is the converter's efficiency, which has been measured in different input/output conditions.

A.1 Measuring input power

With reference to *Figure 54*, the UUT input current causes a voltage drop across the ammeter's internal shunt resistance (the ammeter is not ideal as it has an internal resistance higher than zero) and across the cables connecting the wattmeter to the UUT.

If the switch of *Figure 54* is in position 1 (see also the simplified scheme of *Figure 55*), this voltage drop causes an input measured voltage higher than the input voltage at the UUT input that, of course, affects the measured power. The voltage drop is generally negligible if the UUT input current is low (for example, when measuring the input power of UUT in light load condition).




Figure 55. Switch in position 1 - setting for standby measurements

In the case of high UUT input current (i.e. for measurements in heavy load conditions), the voltage drop can be relevant compared to the UUT real input voltage. If this is the case, the switch in *Figure 54* can be changed to position 2 (see simplified scheme of *Figure 56*), where the UUT input voltage is measured directly at the UUT input terminal and the input current does not affect the measured input voltage.




Figure 56. Switch in position 2 - setting for efficiency measurements

On the other hand, the position of *Figure 56* may introduce a relevant error during light load measurements, when the UUT input current is low and the leakage current inside the voltmeter itself (which is not an ideal instrument and doesn't have infinite input resistance) is not negligible. This is why it is recommended to use the setting of *Figure 55* for light load measurements and the setting of *Figure 56* for heavy load measurements.

If it is not clear which measurement scheme has the lesser effect on the result, try with both and register the lower input power value.

As noted in IEC 62301, instantaneous measurements are appropriate when power readings are stable. The UUT is operated at 100% of nameplate output current for at least 30 minutes (warm-up period) immediately prior to conducting efficiency measurements. After this warm-up period, the AC input power is monitored for a period of 5 minutes to assess the stability of the UUT. If the power level does not drift by more than 5% from the maximum value

34/38 Doc ID 023220 Rev 1

observed, the UUT can be considered stable and the measurements can be recorded at the end of the 5-minute period. If AC input power is not stable over a 5-minute period, the average power or accumulated energy is measured over time for both AC input and DC output.

Some wattmeter models allow the measured input power to be integrated in a time range and then the energy absorbed by the UUT to be measured during the integration time. The average input power is calculated by dividing by the integration time itself.

References AN4116

12 References

- [1] Code of Conduct on Energy Efficiency of External Power Supplies, Version 4.

[2] VIPER06 datasheet.

AN4116 Revision history

13 Revision history

Table 11. Document revision history

Date	Revision	Changes
23-Jan-2013	1	Initial release.

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

38/38 Doc ID 023220 Rev 1

