![ST logo]

AN4129
Application note

STEVAL-ILL044V1: 9 W Triac dimmable, high power factor, isolated LED driver based on the HVLED815PF (for US market)

By Thomas Stamm

Introduction

The STEVAL-ILL044V1 demonstration board showcases ST's new LED driver chip, the HVLED815PF. It solves the problem of low-cost drive circuitry for LED replacements for 40 to 60 Watt incandescent or equivalent compact-fluorescent lamps.

The HVLED815PF is a new integrated power controller using primary-side control to achieve LED current regulation within +/-5%. (It also has primary-side voltage regulation, used here for open load protection.) The device incorporates an 800 V avalanche-rated FET and fits in a standard SO-16 package. An internal startup circuit eliminates the need for external rapid-start circuitry.

The PFC-flyback power converter operates in transition mode for highest efficiency and best use of components. With the addition of a few extra components the HVLED815PF is made to draw near-sinusoidal input current from the AC line. The circuit regulates LED current over a wide range of line voltage and LED string voltage, and is dimmable with standard Triac-based dimmers.

Figure 1. Image of top and bottom view

AM12523v1

Contents

List of figures

1 Features

The demonstration board features are:

● +/- 5% primary-side current regulation, no optocoupler
● Fully isolated output
● Low component count - 27 parts, including the EMI filter
● Only 1 tight-tolerance component
● High efficiency, >86%
● High power factor >0.98
● Low THD, <20% over 90 V to 132 V range
● Fits in 28 mm tubing
● 9 W output, for light equal to 40-60 W incandescent
● Startup within 0.2 seconds
● Dimmable over 90 V to 132 V range.

Figure 2. Physical

2 Theory of operation

2.1 Transition mode flyback

Flyback power converters operate by storing energy from the primary side in an inductor's air gap, and discharging the energy into a load on the secondary side. The converter can run in two modes:

1. Discontinuous conduction, where there is a deadtime between discharge and charge cycles.
2. Continuous conduction, where the discharge cycle is ended by starting the charge cycle before all the stored energy is delivered to the load.

Neither mode fully utilizes the magnetic structure of the inductor. However, if the recharge cycle is started just after the discharge cycle ends, the natural ringing of the inductor and stray capacitance can be used to reduce turn-on voltage stress on the switch. Transition mode converters can be very efficient as a result, having greatly reduced turn-on loss - the switch does not have to discharge its own and stray capacitance from a high voltage.

Figure 3. FET drain voltage waveforms

Operating frequency is a function of source and load voltages, and load current. If the source voltage varies, the operating frequency varies. This makes the transition mode converter very popular in low-cost commercial applications, where the varying frequency due to input voltage ripple spreads noise over a wide spectrum, reducing the noise at any one frequency. Conducted EMI tests can be easier to pass.

2.2 PFC-flyback

In the PFC-flyback converter the input voltage is the rectified line voltage, with almost no filtering. Converter input voltage goes to zero when the line voltage crosses zero.

It's common practice to use the rectified line voltage as a reference for the peak current in the flyback converter's switch. This does not result in sinusoidal input current, but it is close enough. The duty cycle change with input voltage still distorts the waveform. This is discussed in detail in ST's AN1059 application note.

Figure 4.   Distortion of input current with sinewave reference

2.3 Primary side control

A PFC-flyback converter usually uses a PFC controller chip such as ST's L6562AT with an external FET and a feedback loop. The secondary side voltage and/or current are monitored, compared to a reference on the secondary side, and a control signal sent to the primary side with an opto-isolator. This signal is multiplied by a reference waveform (the rectified line voltage) and used to control peak switch current.

ST has developed a primary-side control circuit that eliminates the need for the secondary-side components. Voltage is monitored on the housekeeping winding at the end of the flyback converter's discharge cycle, just as the secondary current reaches zero. Secondary current is set by measuring duty cycle and adjusting peak primary current, to provide a calculated secondary average current.

But the circuit cannot work with a multiplier, so another method of shaping the peak switch current waveform must be found.

2.4 Using the HVLED815PF current limit for power factor correction

2.4.1 Average current regulation

The HVLED815PF does an excellent job of regulating output current in a DC input flyback supply. It calculates the peak current at which to shut off the driving FET by looking at the duty cycle continuously. The error between desired duty cycle and actual duty cycle appears as a current on the ILED pin - a capacitor on this pin integrates the error to zero over time. Since the voltage on this pin, divided by 2, directly sets the current at which the FET switch turns off, the output current is regulated.

In DC input flyback power supplies a very small capacitor is normally used on the ILED pin for quick response to changing load or input voltage. In the LED driver application the capacitor on this pin can be much larger, regulating LED current more slowly, averaging the error out over several cycles of input voltage. A 4.7 µF low voltage ceramic capacitor is used.

The average LED current is kept constant even if the input voltage waveform is grossly distorted, such as a rectified sinewave, as occurs in the PFC-flyback topology.

The input current waveform, however, is truly ugly. Check out the magenta trace in the figure below.

Figure 5.   Current distortion with sinewave input

Where:

● Yellow = line voltage
● Magenta = line current.

The peak FET shut-off current remains at the same level throughout the AC half cycle, but the duty cycle of the converter changes. (FET on-time increases at lower input voltage - it takes longer to reach the same current if the converter input voltage is lower). The resulting input current waveform is VERY rich in harmonics (THD is in the range of 130%), though power factor is actually quite good.

2.4.2   Adding an AC component to the current regulator

If an AC signal is injected into the ILED pin, the instantaneous FET peak current can be controlled, while the average output current (a DC level) remains regulated. The figure below shows the injection of a small fraction of the line voltage into the bottom of the ILED capacitor. The change in the input current waveform is dramatic. But it is best for only one line voltage, and is a compromise for all others. But it is "good enough".

The small capacitor across the lower resistor is only there to keep switching noise out of the circuit.

Figure 6.   Voltage and current waveforms with AC injection

AM12407v1

The current waveform at "nominal line" above, actually has the lowest harmonic content due to the input current distortion inherent in the PFC-flyback converter. The HVLED815PF clamps the voltage on the ILED pin between about 0.2 V on the low end, and at about 1.5 V on the high end. If the injected waveform wants to swing below 0.2 V, the peak current in the FET is set to zero, so no input current flows.

Figure 7.   Waveforms with 90 V input

AM12408v1

Figure 8.   Waveforms with 110 V input

AM12409v1

Figure 9.   Waveforms with 130 V input

AM12410v1

Where:

● Yellow = line voltage

● Magenta = line current, 50 mA/div ref -3div

● Blue = voltage at I_{LED} pin, ref -3div

● Green = LED current, 50 mA/div ref -3div.

Wide-range operation

At line voltages in the 230 V range, the input current resembles that of a capacitor input filter - pulses in the middle of the AC half cycle, with correspondingly high THD and poor power factor. But the converter works, quite well, over the wide line voltage range of 90 V to 305 V.

Figure 10 shows power factor to be excellent over the wide voltage range, typically well above 0.98. Placement of the EMI filter after the rectifier reduces the phase shift component of power factor to near zero, and the current waveform is nearly sinusoidal.

However, total harmonic distortion (*Figure 11*) reaches a minimum at only one line voltage. The industry standard for THD is 20% maximum, ruling out the use of this design for wide-range line.

Figure 10. Power factor vs. line voltage

Figure 11. THD vs. line voltage

3 Power converter performance

3.1 Output current regulation

Performance of the power converter is excellent over a very wide range of load conditions, even with the AC injection. (Data was taken only over the intended 120 V AC input operating range, 90 V to 132 V.)

Two limiting factors can be seen in *Figure 12*, below:

● Voltage limiting reduces LED current at about 21 LEDs, corresponding to about 66 V. The limit was imposed to protect the output capacitor, rated for 63 V.

● Peak current limiting is evident at 90 V input - the line current exceeds the limit when high output power is required. The diode limiter (see *Section 3.4*) is in action at 90 V input above about 13 LEDs, 40 V.

Figure 12.   LED current vs. number of LEDs, line voltage

3.2 Efficiency

As expected, efficiency (*Figure 13*) drops off at low voltages. The sharp step between 10 and 12 LEDs is due to the auxiliary winding. Below this point, the converter is powered by the HVLED815PF's internal startup circuit, a lossy series regulator, directly from the input line - the reflected LED voltage on the auxiliary winding is too low to power the chip.

Above this point, the downslope is due to a small amount of power wasted in the chip from higher reflected LED voltage, but this margin is required for dimming operation.

Figure 13. Efficiency vs. number of LEDs, line voltage

Figure 13. Efficiency vs. number of LEDs, line voltage

Note that operation was erratic around the step. At low line the converter may stop operation or cause the LEDs to blink. LED loads should be coordinated with the transformer turns ratio (secondary to auxiliary winding) to avoid this region.

3.3 Problem - low line voltage

Since the unit regulates output current, if the line voltage drops it draws increased line current to maintain the output current. The increase in input current leads to efficiency reduction due to I^2R losses, particularly in the HVLED815PF's internal FET. A plot of power loss vs. line voltage shows unacceptable losses below about 80 V input.

Figure 14. Power loss vs. input voltage

Figure 14. Power loss vs. input voltage

In a DC-input converter a "brownout" circuit is generally used to turn the converter off at low line voltage. But in a PFC converter the input voltage goes below the brownout level twice per cycle.

Clearly the unit cannot be used below about 80 V without some kind of protection. The bulk of the increase is dissipation in the HVLED815PF's internal FET. Thermal runaway results if this is not controlled.

3.4   Addition of diode clamp to limit input current

Since the peak FET current is directly controlled by the voltage on the ILED pin, a diode clamp can be added to limit the voltage increase to reasonable levels. The graph below shows the results for two diode types, a fast P-N diode having about 0.6 V forward drop, and a Schottky diode having about 0.3 V forward drop, placed across the DC filter capacitor.

Figure 15.   Power loss vs. sinusoidal input voltage

The input current increase can now be limited to a reasonable value. There are two consequences of this addition:

● Line regulation is lost at low input voltages (the ILED pin cannot rise to regulate current).

Figure 16.   Output current vs. input voltage

● And THD is significantly improved at low input voltage:

Figure 17.   THD vs. input voltage

The scope shots below show the result on the input current waveform.

Figure 18.   70 Vrms input, no diode

Trace colors:
Yellow = line voltage
Magenta = line current, 50 mA/div ref -3div
Blue = voltage at I_{LED} pin, ref -3div
Green = LED current, 50 mA/div ref -3div

Figure 19.   70 Vrms input, 1N4148, ~0.6 V drop

Trace colors:
Yellow = line voltage
Magenta = line current, 50 mA/div ref -3div
Blue = voltage at I_{LED} pin, ref -3div
Green = LED current, 50 mA/div ref -3div

Figure 20.   70 Vrms input, BAT48, ~0.3 V drop

3.5   Dimmed performance

The diode-improved waveform also helps when the circuit is dimmed with a Triac, especially at low conduction angles. The ILED pin voltage is not allowed to rise. Note how high the ILED pin voltage (green trace) has risen in *Figure 21*, compared to *Figure 22*, as the chip attempts to regulate the output current. The voltage on that pin directly controls the peak FET current.

Figure 21.   40 Vrms dimmed input, no diode

Figure 22.   40 Vrms dimmed input, BAT48 diode

Where:

● Yellow = line voltage

● Magenta = line current

● Blue = AC injection voltage

● Green = voltage at ILED pin.

The magenta trace, input current, is greatly improved. The input current now tracks the input voltage, instead of rising as duty cycle becomes larger near the end of the AC cycle.

Dissipated power is also reduced at low conduction angles due to the lower RMS input current:

Figure 23.   Power loss vs. dimmed RMS line voltage (120 V line)

Efficiency is plotted for only the BAT48 case:

Figure 24. Dimmed efficiency

AM12538v1

The diode also reduces LED current at low conduction angles.

Figure 25. Output current vs. dimmed RMS line

AM12539v1

Note that the dimming curve for the Schottky diode unit is much smoother and slightly lower at the low end. This allows the unit to meet the dimming requirements of NEMA SSL 6-2010, as shown below.

Figure 26. Nema limits, incandescent light, LED relative current

AM12540v1

3.6 Summary

Performance is excellent for an isolated LED driver of this size and simplicity. The added bonuses of dimmability and power factor correction compel consideration of the design.

Figure 27. Schematic

AM12550v1

Note: The fusible resistor (R1) in the bill of materials has been tested for long periods at a conduction angle of 90 degrees (worst stress point) and is known to hold. Test substitutes carefully.

4 Circuit description and design guidance

This section, like any power design, proceeds from output to input.

Please refer to the schematic on the previous page.

4.1 The load

The converter design is optimized for a string of 18 LEDs, about 54 Vdc at a current of 175 mA.

4.2 Preload resistor (R9)

While the unit's dimmed output current lies inside the NEMA limits, performance can be improved by adding a light preload. This reduces efficiency, but the unit's operation is much more stable at low conduction angles.

The reason is that most dimmers rely on line voltage to set the Triac firing delay after the zero crossing. At low conduction angles the delay is strongly dependent on line voltage - the slightest variation is visible because the LED light output reacts much more quickly to current changes than do incandescent lamps. The filament is a thermal reservoir, slowing the lamp's response to changes in the dimmed RMS input voltage.

The preload resistor is also required for the open load protection to work. Without it, the output voltage climbs until the leakage current in the output filter capacitor limits it. This causes no damage short-term, but should be avoided.

4.3 Output filter capacitor (C11)

4.3.1 LED ripple current

LEDs require more filtering than normal loads. LEDs are diodes, and their impedance is a function of the current through them. Typically, an LED has a dynamic impedance, or slope resistance, of about 1/10 of the ratio of DC voltage to DC current.

Figure 28.   LED dynamic resistance vs. current

For a small voltage change the current change is about 10 times as large as for a resistive load.

A 1 W white LED (~3.2 V at ~350 mA) has a slope resistance of about 1 Ω at full power. As the current is reduced, the LED impedance rises accordingly, inversely proportional to the current. But the capacitor impedance determines the ripple voltage - the LED current ripple percentage does not increase as the unit is dimmed.

4.3.2   Allowable ripple current in LEDs

At the converter switching frequency the output filter capacitor takes almost all the ripple current. The ESR of the capacitor is dominant at that frequency, and is orders of magnitude lower than the LED impedance. High frequency ripple in the LEDs is not a concern.

At twice the line frequency (120 Hz) LED ripple can have an effect on people even if it can't be directly observed. It's common practice in the lighting industry to limit the optical ripple to about 10% RMS of the total light, and NEMA SSL6-2010 requires a statement of ripple percentage on the sale package if this is exceeded. So LED current ripple must be kept below 10%.

At 120 Hz capacitive reactance dominates the shunting impedance - ESR can be ignored. Because of the low LED impedance the filter capacitors must reduce RMS ripple voltage to about 1% of the LED string voltage.

Equation 1

$$C = \frac{0.707 \cdot\ 100 \cdot\ I_{LED}}{2\pi \cdot\ 120Hz \cdot\ V_{string}}$$

For this design, with (18) 3.2 V LEDs at 175 mA, the capacitance should be about 284 µF. The value used was 330 µF.

4.4 Diode selection (D3)

4.4.1 Speed

D3 must be a fast-recovery part, but because of the transition mode topology the recovery requirements are modest. Current in the diode reverses slowly, and the diode is thoroughly turned off well before the FET turns on. Parts with Trr up to about 70 ns are suitable.

4.4.2 Reverse voltage

The diode must support the reflected line voltage plus output voltage plus a small spike from leakage inductance. A standard 200 V fast-recovery diode was used. A high-voltage Schottky diode would also work, with a slight gain in efficiency and slightly increased cost.

4.4.3 Current rating

This is a low-stress application for the diode. The 1-amp rating of ST's STTH102A is probably too much, but the part is inexpensive, and it works well.

4.5 Snubber capacitor selection (C10)

The current at FET turn-off continues to flow in the leakage inductance of the transformer, resulting in a primary-side voltage spike. Common practice is to use an RCD clamp or an RC snubber to dissipate this energy as heat.

The snubber can be moved to the secondary side of the transformer if leakage inductance is low. The primary voltage can be caught on-the-rise by an R-C network placed across the secondary winding or the diode. This avoids the need for high-voltage diodes and capacitors on the primary side.

Experiments with relatively low values of capacitor and resistor determined that for a narrow range of capacitor values the primary overshoot at FET turn-off was greatly reduced. It was also discovered that the resistor is not needed if the secondary side capacitor is properly selected. Criteria for selection have not been determined.

It's unnecessary for a 120 V line, but the chip was designed for the full line range of 90 V to 305 Vac.

4.6 Transformer design (T1)

4.6.1 Operating frequency

Higher operating frequency reduces the size of the transformer. Operating frequency can be increased up to the point where EMI filtering requirements become the limiting factor. An operating frequency just below 150 kHz puts the second harmonic inside the conducted EMI band, but the harmonics are smaller and easier to filter than the fundamental. Placing the fundamental at 120-135 kHz at the nominal line voltage peak is a good compromise, considering component tolerances.

4.6.2 Primary peak current

This is set by the required output power, which is limited by the internal FET's on-resistance to about 10 W. For this design, at US mains voltage, the peak current is about 0.75 amps.

4.6.3   Reflected voltage

For PFC-flyback transition mode power converters on US 120 V lines the best reflected voltage choice is 110 to 130 V. This range gives the best converter efficiency. Copper losses can be spread between the primary and secondary windings about equally, and the FET's turn-on losses discharging circuit capacitance are quite low.

A turns ratio of 2:1 primary : secondary was selected, placing reflected voltage at about 112 V at full undimmed output.

4.6.4   Primary inductance

Assuming the FET on-time takes up half the cycle time:

Equation 2

$$L \cong \frac{V_{in\ PEAK}}{I_{PEAK} \cdot 2 \cdot 135KHz} = 132V \cdot 1.414/(0.7A \cdot 2 \cdot 135000) = 988uH$$

A value of 900 µH was selected because additional time is required for the resonant drain voltage fall time of the transition mode converter.

4.6.5   Leakage inductance

This should be as low as possible - energy stored here does not contribute to LED power and must be dissipated as heat. The transformer used has about 8 µH of leakage inductance, as seen from the primary winding.

4.6.6   Auxiliary winding turns ratio

Operating voltage for the HVLED815PF depends on the LED voltage and this turns ratio. The LED winding (secondary) voltage reflects to the flyback voltage on all windings. The turns ratio from the secondary to the auxiliary winding determines the auxiliary voltage, both for voltage regulation (open load protection) and for the Vcc power supply.

4.6.7   Final transformer specifications

Winding ratios, primary inductance, peak currents, and other specifications are shown in the schematic. The vendor's specification sheet appears in *Figure 42*.

4.7   DMG pin (R6, R7)

This single pin performs several functions; voltage limiting, zero current detection, and correction for line voltage changes. Its operation is discussed thoroughly in the datasheet and is only summarized here. The internal circuit is also used in ST's HVLED805 and Altair chips. The datasheets and application notes for these parts can give additional insight into the pin operation.

Design begins with compensation for the internal comparator's propagation delay. At high line voltage the slope of FET current vs. time is higher, so for the same comparator reference voltage the current overshoots more than at low line. This is compensated by adding an offset proportional to line voltage to the comparator's reference input. R6, in conjunction with an internal resistor (RFF) of about 45 Ω, sets this compensation.

R6 and R7 form a divider that normally sets the converter output voltage. The LED driver uses constant current mode - the constant-voltage circuit is used only for overvoltage protection, such as an open load situation. On the positive swing of the output and auxiliary windings the divided voltage is measured at the end of the transformer's discharge time, and compared to an internal 2.5 V reference by a transconductance op amp.

The third function, zero current detection, uses the voltage at the DMG pin to determine the duty cycle of the output diode conduction period. This is used for the internal current regulator - the duty cycle measured here determines the FET cutoff current, indirectly controlling output current. The divider's resistor values have very little effect on this function.

During product development, it is helpful to separate the functions. Choose a value for R7 that sets the overvoltage protection level very high (2X expected), and adjust R6 to give the flattest current limit vs. line voltage characteristic. When the value for R6 is set, pick the value for R7 to give the correct overvoltage protection.

4.8 Filter capacitor for Vcc

The dimming requirement sets a minimum size for this capacitor. During the dimmer's non-conducting period the line is not present for the internal startup circuit to take over, so the stored energy in this part is used to keep the chip alive.

At low conduction angles the capacitor is barely topped off, and it must hold the Vcc voltage above the shutoff threshold for a half cycle. At the same time, the LEDs are operating on very low current, and the reflected voltage is smaller than normal, and LED dependent.

The capacitor value therefore depends on the turns ratio of the auxiliary winding to the output winding, the LED voltage at minimum conduction angle, and the shutoff threshold.

A small 10 uF low voltage ceramic was tried, but the voltage coefficient of capacitance was so high that the part did not work in the dimming mode. Capacitance was too low to maintain power to the chip between dimmed line pulses. High-K ceramic capacitance falls off dramatically well below the rated voltage. A 10 uF electrolytic was then selected and works well. Its value can be increased quite a bit without affecting startup time - the charging of the output capacitor dominates the time from power application to first light. But 10 µF is adequate.

4.9 COMP pin capacitor

Because the HVLED815PF is used only in current limit mode when driving LEDs, the usual loop stability compensation network is not needed. Voltage limiting is used only when the LED string is open (think bench testing…) and it needs to be small so that overvoltage response is quick. 1 nanofarad is a good value.

4.10 Current sense resistor

This resistor value is determined by the average LED current desired and the turns ratio of the transformer, according to the following formula:

Equation 3

$$I_{LED} = \frac{n}{2} \cdot \frac{V_{CLED}}{R_{SENSE}}$$

where n is the transformer turns ratio, V_{CLED} is the internal reference, and R_{SENSE} is the current sensing resistor. Internally V_{CLED} is 0.2 V.

This is the ideal situation. Actually, because the transformer is not the ideal transformer, imperfect coupling makes the actual turn's ratio less than the designed value. Also the voltage feed-forward compensation and demagnetizing time further reduces the actual LED current from the calculated number. Typically, the reduction factor (coefficient K in *Equation 4* below) is around 0.85~0.9. Therefore, the formula to determine the resistor is:

Equation 4

$$R_{SENSE} = K \cdot \frac{n}{2} \cdot \frac{V_{CLED}}{I_{LED}}$$

For this demonstration board, with turns ratio of 2 and a 1.00 Ω 1% current sensing resistor, we get the LED current around 180 mA. For different designs, small modifications may be needed, but once the final values are selected repeatability from unit to unit is excellent.

4.11 AC injection divider (R3, R4)

In the US, total harmonic distortion (current) must be kept below 20% of the 60 Hz fundamental.

The input current is already distorted due to the use of a sinusoidal peak current envelope. Input current harmonic distortion actually improves slightly when the line current goes to zero for a short time around the voltage zero crossing. The distortion minimum only occurs at one input voltage, increasing as the line voltage is moved away from that point. The average of the injected AC waveform (not the RMS value) should be set approximately equal to the DC level required to give the correct current to the LEDs. At nominal line the average injected voltage is close to 0.95 V - the RMS voltage is 1.111 times the average, or 1.05 V, peak voltage about 1.45 V. Modifications may be necessary, but repeatability between units is excellent once the values are selected.

There are two limits on the impedance of the network:

- Loss in the divider (mostly the upper resistor), which affects efficiency
- Impedance at the IREF pin should be much lower than that of the internal duty cycle calculation circuitry.

An upper divider resistance of 270 kΩ keeps resistive loss low.

Equation 5

$$P = \frac{V^2}{R} = 120 \cdot 120/270{,}000 = 53mW$$

The efficiency reduction for this loss is 0.053 W/9.8 W = 0.54%.

The impedance looking into the ILED pin of the HVLED815PF is approximately 1.5 V/ 10 µA ≅ 150 kΩ This varies with duty cycle - it is lower as the line voltage is increased.

The injected voltage needed at the divider tap should be just sufficient to shut off the FET at the line zero crossing. The average of this voltage should therefore be equal to the average of an equivalent DC-input converter supplying the LEDs. The actual value of the lower resistor is determined experimentally to give the best compromise between high line and low line THD.

With the 270 kΩ upper divider resistor and the impedance of the ILED pin in parallel, a 3 kΩ resistor gives good results. THD is acceptable across the 90 V to 132 V voltage range. The divider values are not critical - 5% resistors are adequate.

A small capacitor across the lower divider resistor smooths the current pulses from the duty cycle measurement circuitry and helps keep switching noise out of the system. This should be in the range of 10 nanofarads for the switching frequency used in the demo.

4.12 EMI filter design

In the US, conducted noise is measured between 150 kHz and 30 MHz. Low frequency noise is the most difficult to filter. The operating frequency was selected so that the fundamental is just below the measurement band, and the second harmonic frequency is as high as possible.

The noise injected into the line can be broken into two components, differential mode and common mode. We consider the differential mode noise first. Common mode noise is a very different problem.

Conducted emissions testing is done with a standard line impedance simulation network (LISN). A grossly simplified diagram is shown below.

Figure 29. Simplified LISN schematic

Differential impedance in the noise spectrum (150 kHz to 30 MHz) is 100 Ω line-to-line, 50 Ω line-to-ground.

Figure 30.   Conducted EMI limits

We design for peak noise at the FCC limit at 150 kHz. The design leaves some margin due to the frequency selection. Peak-to-peak of the 2 mVrms limit is about 6 mV per line relative to ground.

The input filter is shown below.

Figure 31.   Input EMI filter

The typical differential filter consists of 4 components. Starting at the noise source these are:

● Shunt capacitor on the converter input (C1)

● Series inductor L1 and L2 in series, or differential (leakage) inductance of a common mode choke

● Shunt capacitor across line (C2)

● Line impedance (in the LISN, about 100 Ω line-to-line, 50 Ω line-to-ground at measurement frequencies).

4.12.1   Supporting the flyback input current

First we consider the differential current drawn by the converter. The input current waveform at line peak is sketched below:

Figure 32. Flyback converter input current waveform

The peak current is about 0.7 A, and the on-time is about 3.5 microseconds. The charge that must be delivered by the capacitor directly across the converter each cycle is about:

Equation 6

$$Q = \frac{It}{2} = 0.7A \times 3.5e\text{-}6seconds/2 = 1.2 \text{ microcoulombs}$$

The capacitance needed was determined experimentally - 0.1 µF is a good starting point at this power level.

So, ripple voltage for the 0.1 µF capacitor is about:

Equation 7

$$V = \frac{Q}{C} = \frac{1.2uC}{0.1uF} = 12Vp-p$$

Values as small as 0.047 µF can be made to work, but the inductor value must increase to keep the noise on the AC line low enough. The resulting inductors either become physically large, or the resistive loss in the winding affects efficiency.

Next we examine the input capacitor. We use 0.1 µF here as well.

At 150 kHz, the 0.1 µF capacitor has a reactance of about 10 Ω This reactance shunts away 90% of the noise current from the LISN, leaving only about 10% to the input.

So 12 Vp-p must be reduced to about 12 mVp-p (half the noise appears on each line terminal relative to ground). The differential inductor must have a reactance of about 1000 Ω At 150 kHz the needed inductance is about 10 mHy. This can be split into two small chokes, one in each line, so that some common mode noise is also attenuated. 2 x 4.7 uHy was used. The selected inductors have about 5.5 Ω of DC resistance, so I^2R loss is relatively low.

The inductors have a self-resonance in the 2 to 5 MHz range. This is a common mode resonance that can cause some trouble. It is damped by placing a resistor across each inductor. Self-resonance is frequently stated on inductor datasheets, or it can be measured. The resistor value used is the same as the inductor impedance at resonance:

Equation 8

$$R = 2\pi fL$$

The resistor has no effect on the rest of the filter at lower frequencies - it's swamped by the lower impedance of the inductor.

4.13 EMI filter and dimming

4.13.1 Damping the input filter

When the unit is dimmed a large transient voltage appears on the filter input capacitor:

Figure 33.   Undamped input filter waveforms with Triac dimmer

To maintain Triac holding current, the ringing must be damped. The best way to do this is to add an R-C network across the filter output, where the network impedance is highest. Ideally, the input current waveform should look like this:

Figure 34.   Properly damped waveforms

Actually, some high-frequency ringing can be tolerated, if the current reversal time is less than the turn-off time of the Triac, about 20 microseconds. The input filter, however, would ring at about:

Equation 9

$$f = \frac{1}{2\pi\sqrt{LC}} = 0.159/(10\text{mHy} \cdot 0.1\text{uF})^{0.5} = 5028 \text{ Hz}$$

so current reversal time would be in the 70 microsecond range. Damping is required.

The filter's output impedance is high, the impedance at the line end is low. In fact, the line end of the network is much less than the 100 Ω of the LISN at the ringing frequency, almost

insignificant for the damping function. So the ringing network primarily consists of the filter inductor and the converter input capacitor.

The typical damping network across a current-sink load would consist of a capacitor and a resistor in series. The minimum capacitor value would be 3 times the filter capacitance (3X C1, use 0.33 μF), and a resistor of:

Equation 10

$$Z = \sqrt{\frac{L}{C}} = (10mHy/0.33uF)^{0.5} = 316 \text{ Ohms.}$$

However, power dissipation in the damping resistor can be a problem. If the dimmer is set to 90 degrees conduction, the input voltage comes on at the peak of the line waveform. The damping resistor must charge the damping capacitor 120 times a second to the peak line voltage. For each transient, the energy dissipated in the resistor is slightly less than:

Equation 11

$$E = 0.5CV^2 = 0.5 \cdot 0.33uF \cdot 2 \cdot 120V^2 = 4.7mJ$$

$$4.7mJ \cdot 120 = 0.57W.$$

Other damping mechanisms exist, however, so the damping network does not need to be so large. Reducing the size of the capacitor would allow the use of a 1/2 W resistor.

The PFC-flyback converter, unlike a regulating converter, has a POSITIVE input resistance near the filter's resonant frequency. The input current it draws increases when the line voltage increases, short term. This contributes some damping. The effective resistance can be calculated from line voltage and input power. Input power is about 11 W. At nominal line the input resistance is:

Equation 12

$$R = \frac{V^2}{P} = 14400/11 = 1310 \,\Omega$$

Note that this resistance rises and falls as the square of the line voltage.

Some additional damping is provided by the winding resistance of the inductors and the fusible resistor. It was found experimentally that the ringing could be completely damped with a series R-C network of 0.22 μF and 390 Ω The final filter design is shown below:

Figure 35.   Final input filter design


AM12542v1

The transient input waveforms are shown below:

Figure 36.   Input transient at 200 mA/div, 2.5 ms/div

Figure 37.   Input transient at 500 mA/div, 500 µs/div

Figure 38.   Input transient at 1 A/div, 50 µs/div

Where:

● Yellow = Triac dimmed line voltage
● Magenta = line current, scale below.

The rather high current spike at the leading edge is due to the input capacitor charging thru the fusible resistor. A small inductor may be added to soften this if space permits, but it does no harm.

Even if Triac dimming is not required the damper should be used. The EMI filter can ring up the supply voltage to very high levels at turn-on if it is not present, and instability has been seen without the damper under normal operating conditions.

4.14 EMI plot

The conducted emissions plots for the two input lines are virtually identical. Only one is shown below. The plot is the maximum of 10 scans for peak power.

Figure 39. Conducted EMI, peak hold for 10 Scans

4.15 Startup

Figure 40. Cold startup, input and LED currents

Where:

● Yellow (not shown) = line voltage, triggers scope

● Magenta = line current

● Green = LED current.

The unit produces usable light in about 0.1 seconds, and nearly full output in about 0.2 seconds. The vast majority of the startup time is the charging of the output filter capacitor (C11) to the LED threshold voltage - reduced startup time can be traded off against increased LED ripple current if faster startup is required.

4.16 Component stress

4.16.1 Thermal

The unit was mounted above the bench in free air with the narrow end (AC input) down. Temperatures were recorded after 45 minutes of operation.

The dimmed temperatures were taken with a Triac dimmer feeding the unit. The dimmer was adjusted to the point where the power analyzer reported the greatest loss. Undimmed input voltage was 121 V. Dimmed input voltage was 115 Vrms, conduction angle about 150 degrees. Efficiency measured 85.4%, loss measured 1.667 W.

Table 1.   Temperatures after 45 minutes in free air

Measured point	Undimmed	Dimmed
Ambient	23.5	23.4
R1	41.5	50.3
R2	38.9	51.3
BR1	38.1	48
L2, L3	43	46.4
U1	58.7	63.1
T1	50.2	54.7
D3	51.6	53.5
C11	38.7	39.3

4.16.2 Electrical

The scope image below was taken at 120 V input with an 18 LED load. The trigger was set to pick up only the highest voltage, which occurs near the peak of each half cycle.

Figure 41. Voltage and current stress

- Yellow = FET drain voltage
- Blue = FET current, 0.5 A per division.

Note the headroom available. The 800 V rating of the HVLED815PF is unnecessary for 120 V applications.

4.17 Extensions and modifications

4.17.1 Lower output voltage, higher current

The unit was designed for 18 LEDs, but it can easily be modified to drive 9.

The transformer has two secondary windings that are connected in series on the demonstration board. If the foil is cut between the secondary side center pins, and the outside pin pairs connected, the secondary voltage is halved. The current regulating circuitry now sees a different turns ratio, and correctly regulates at twice the load current.

Some other changes must also be made if this is done:

- Change snubber capacitor C10 to a high-quality part of four times the value, such as a 1200 pF COG ceramic rated for 200 V.
- Change diode D3 to a 150 V Schottky type such as ST's STPS1150 to reduce voltage drop. Efficiency is reduced it this change is not made.
- Change the output capacitor to one having 4 times the capacitance and half the voltage rating, 1200 µF at 35 V. This maintains the ripple current near the same percentage as the original.
- If a preload resistor is used, change it to one having ¼ the original resistance.

4.17.2 EMI filter alternatives

A second pattern was included on the PC board to allow experiments with a different filter configuration. A common mode filter may be needed in some applications, but it requires the damping network to be re-tuned. A small CM choke (such as Wurth, part number 750311897) does a better job of suppressing common mode noise. This inductor type has another feature - the differential mode inductance is relatively high and stable, simplifying the damper design.

Differential mode inductance (leakage inductance) can be measured (if it's not specified) by simply shorting one winding of the CM choke and measuring the other. The damper resistor and filter capacitors can then be re-tuned to work with it.

4.17.3   Higher line voltage

This is almost a wide-range design, dimmable at 90 V - 130 V, and operable from 90 V to 305 V. The only thing preventing this is the voltage rating of capacitors and the output diode. The HVLED815PF's internal FET is rated for 800 V, a good design margin for European 230 V lines and US 277 V lighting circuits. The design is not sensitive to input frequency. If the AC injection divider is adjusted, reasonable harmonic performance can be expected from 180 V to 305 V.

At higher input voltage the surge limiting resistor should be coordinated with the single-cycle surge rating of the input bridge. Triac dimming at higher input voltage requires a redesign of the input filter.

Dimming at 10 W on a 230 V line may not be possible using only the damper described.

5 Bill of materials

Table 2. BOM

Designator	Description	Manufacturer
BR1	BRIDGE SMT	Diodes Inc RH06-T
C2, C3	0.1 µF 250 V	Panasonic ECQ-E2104KB
C4	0.22 µF 250 V	Panasonic ECQ-E2224KB
C5	1 nF	0805 X7R
C6	4.7 µF 25 V	Taiyo Yuden TMK212BJ475KG-T
C7	10 nF	0805 X7R
C8	10 µF 35 V	Nichicon UPW1V100MDD6
C9	2200 pF "Y"	Murata DE2E3KH222MA3B
C10	330 pF	AVX 12062A331JAT2A
C11	330 µF 63 V	Panasonic EEU-FC1J331
D1	BAT48ZFILM	ST BAT48ZFILM
D2	MMSD4148	MMSD4148
D3	STTH102A	ST STTH102A
L2, L3	4.7 mHy	Wurth 744 772 472
R1	10 Ω fusible	Vishay/BC Components INFR0100001009JR500
R2	390 0.5 W	Vishay NFR25H0003900JR500
R3	270 kΩ	1206 5%
R4	3.0 kΩ	0805 5%
R5	1R00 1%	1206 1%
R6	16 kΩ	0805 5%
R7	2.4 kΩ	0805 5%
R8, R10	10 kΩ	1206 5%
R9	43 kΩ	0805 5%
T1	CSM 2010 -180	Cramer CSM 2010 -180

6 Transformer specifications

Figure 42. Transformer specifications for 18-LED load

7   PC layout

Figure 43.   Top placement

AM12546v1

Figure 44.   Top copper

AM12547v1

Figure 45.   Bottom placement

AM12548v1

Figure 46.   Bottom layer

AM12549v1

8 References

1. ST ALTAIR05T-800 datasheet, "Off-line all-primary-sensing switching regulator", Rev1.
2. ST DB1534: EVLALTAIR05T-5W data brief, "ALTAIR05T-800 5 W wide range CV-CC optoless adapter demonstration board", Rev1.
3. ST HVLED805 datasheet, "Off-line LED driver with primary-sensing", Rev2.
4. ST AN3360 application note, "3.2 W LED Power Supply based on HVLED805", Rev2.
5. ST HVLED815PF datasheet, "Off-line LED driver with primary-sensing", Rev3.
6. US Patent 5,729,443 "Switched Current Regulator with Improved Power Switch Control Mechanism" Pavlin (1998).
7. US Patent 7,978,485 "Thyristor Power Control Circuit with Damping Circuit Maintaining Thyristor Holding Current" Stamm et al. (2011).
8. ST AN1059 application note, "Design Equations of High-Power-Factor Flyback Converters based on the L6561", Rev1.
9. ST AN2711 application note, "120 VAC input-Triac dimmable LED driver based on the L6562A", Rev3.
10. ST AN2838 application note, "35 W Wide-Range High Power Factor Flyback Converter Demonstration Board using the L6562A", Rev2.
11. ST AN4130 application note, "STEVAL-ILL045V1: 120 V A19 dimmable high power factor 9 W LED driver using HVLED815PF", Rev1.

9 Revision history

Table 3.   Document revision history

Date	Revision	Changes
29-Oct-2012	1	Initial release.

Please Read Carefully: