Introduction

The cyclic redundancy check (CRC) is a powerful and easily implemented technique to obtain data reliability. It is used to detect errors in data transmission or storage integrity check, without making corrections when errors are detected.

The diagnostic coverage satisfies the requirements of basic safety standards, hence is used for flash memory content integrity self-test check in ST firmware certified for compliance with IEC 60335-1 and IEC 607030-1 standards (“Class B” requirements). For more information, refer to AN3307 (available on www.st.com), and the associated firmware packages dedicated to different family products.

Check the necessary CRC settings in compiler manuals when CRC checksum information must be placed directly into user code by linker (mostly in the format of a CRC descriptor data table).

The CRC is based on polynomial arithmetic, computing the remainder of the division of a polynomial in the Galois field with two elements by another. The remainder is the checksum, the dividend is the data, and the divisor is the generator polynomial.

This document describes the features of the CRC peripheral embedded in STM32 32-bit Arm® Cortex® MCUs, and the steps required to configure it:

- **Section 1** describes the STM32 CRC implementation algorithm and its benefits
- **Section 2** describes the use of the DMA as CRC data transfer controller
- **Section 3** describes the migration of the CRC through STM32 devices

Two examples are described, with the measurement of execution time:

- CRC_usage example: how to configure the CRC using the CPU as data transfer controller.
- CRC_DMA example: how to use the DMA as CRC data transfer controller.
## Contents

1. **CRC peripheral overview** .................................................. 5  
   1.1 CRC computing algorithm ............................................. 5  
   1.2 CRC peripheral configuration ....................................... 7  
   1.3 CRC hardware implementation benefits ......................... 9  

2. **Using CRC through DMA** .................................................. 10  
   2.1 DMA back-to-back transfer mode .................................. 10  
   2.2 DMA configuration ................................................... 11  
   2.3 DMA usage benefits ................................................. 12  

3. **CRC migration** .............................................................. 13  

4. **Reference documents** ...................................................... 14  

5. **Revision history** ............................................................ 15
List of tables

Table 1. Comparison of CRC algorithm and CRC peripheral execution time ........................................ 9
Table 2. DMA configuration summary ......................................................................................... 11
Table 3. Comparison results of CPU versus DMA execution time usage ..................................... 12
Table 4. CRC peripheral features by Series .................................................................................. 13
Table 5. Document revision history ............................................................................................. 15
List of figures

Figure 1. CRC block diagram................................................................. 5
Figure 2. CRC algorithm ................................................................. 6
Figure 3. Step-by-step CRC computing example ................................. 7
Figure 4. Block diagram of the CRC calculation unit............................ 7
Figure 5. CRC computing through DMA transfer ............................... 10
1 CRC peripheral overview

The CRC peripheral embedded in all STM32 microcontrollers (based on Arm® Cortex® cores) is used to provide a CRC checksum code of supported data types. This section first introduces the software CRC algorithm, then the STM32 CRC hardware accelerator, highlighting its benefits.

1.1 CRC computing algorithm

As shown in Figure 1, the CRC algorithm has a data input and generates a fixed checksum code length, depending on the input parameters.

Figure 1. CRC block diagram

One CRC algorithm is the polynomial division with bitwise message XOR-ing technique, the most suitable for hardware or low-level implementation. The input parameters are:

- the dividend: also called input data, abbreviated to “Input_Data”
- the divisor: also called generator polynomial, abbreviated to “POLY”
- an initial CRC value: abbreviated to “Initial_Crc”

Figure 2 shows the CRC algorithm.

---

a. Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.
At startup, the algorithm sets the CRC to the *Initial_Crc* XOR with the *Input_Data*.

Once CRC MSB is equal to 1, the algorithm shifts CRC one bit to the left, and XORs it with the POLY. Otherwise, it only shifts CRC one bit to the left.

*Figure 3* shows the step-by-step algorithm execution for the following conditions:

- *Input_Data = 0xC1*
- *POLY = 0xCB*
- *Initial_Crc = 0xFF*
### CRC peripheral overview

#### Figure 3. Step-by-step CRC computing example

<table>
<thead>
<tr>
<th>bindex</th>
<th>Execution step</th>
<th>Binary format</th>
<th>Hex</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Crc = Initial_Crc ^ Input_Data</td>
<td>1 1 1 1 1 1 1 1 ( Initial_Crc ) ^ 1 1 0 0 0 0 0 1 ( Input_Data )</td>
<td>0xFF</td>
</tr>
<tr>
<td>1</td>
<td>Crc &lt;&lt; 1</td>
<td>0 1 1 1 1 1 0</td>
<td>0xE1</td>
</tr>
<tr>
<td>2</td>
<td>Crc &lt;&lt; 1</td>
<td>0 1 1 1 1 0 0</td>
<td>0x7C</td>
</tr>
<tr>
<td>3</td>
<td>Crc &lt;&lt; 1</td>
<td>0 1 1 1 0 0 0</td>
<td>0xF8</td>
</tr>
<tr>
<td>4</td>
<td>Crc = Crc ^ POLY</td>
<td>1 1 1 1 0 0 0 ( POLY )</td>
<td>0xFO</td>
</tr>
<tr>
<td>5</td>
<td>Crc &lt;&lt; 1</td>
<td>1 1 0 0 1 0 1 1 ( POLY )</td>
<td>0xCB</td>
</tr>
<tr>
<td>6</td>
<td>Crc &lt;&lt; 1</td>
<td>0 1 1 1 0 1 0 1</td>
<td>0x76</td>
</tr>
<tr>
<td>7</td>
<td>Crc = Crc ^ POLY</td>
<td>0 1 1 1 0 1 1</td>
<td>0xEC</td>
</tr>
<tr>
<td>8</td>
<td>Crc &lt;&lt; 1</td>
<td>0 1 1 1 0 1 1 0</td>
<td>0xF8</td>
</tr>
<tr>
<td>9</td>
<td>Crc &lt;&lt; 1</td>
<td>1 1 0 1 1 0 1 0</td>
<td>0xFO</td>
</tr>
<tr>
<td>10</td>
<td>Crc = Crc ^ POLY</td>
<td>0 1 0 1 0 1 0 0 ( POLY )</td>
<td>0xC8</td>
</tr>
<tr>
<td>11</td>
<td>Crc &lt;&lt; 1</td>
<td>1 1 0 0 1 0 1 1 ( POLY )</td>
<td>0xCB</td>
</tr>
<tr>
<td>12</td>
<td>Crc &lt;&lt; 1</td>
<td>0 0 1 0 1 0 1</td>
<td>0x13</td>
</tr>
<tr>
<td>13</td>
<td>Crc &lt;&lt; 1</td>
<td>0 1 0 0 1 1 0</td>
<td>0xFC</td>
</tr>
<tr>
<td>14</td>
<td>Crc (Returned value)</td>
<td>0 1 0 0 1 1 0 0</td>
<td>0x4C</td>
</tr>
</tbody>
</table>

1. The returned CRC value (0x4C) has been verified by the CRC peripheral on STM32F37x products, with the above mentioned configurations.
2. This routine has been implemented under CrcSoftwareFunc function in the CRC_usage example.

#### 1.2 CRC peripheral configuration

All STM32 devices implement a CRC peripheral, as described in Section 1.1. The CRC calculation unit has a single 32-bit read/write data register (CRC_DR), used to input new data (write access), and hold the result of the previous CRC calculation (read access).

Each write operation to the data register creates a combination of the previous CRC value (stored in CRC_DR) with the new one.

#### Figure 4. Block diagram of the CRC calculation unit

![Block diagram of the CRC calculation unit](image)
To compute a CRC of the supported data, go through the following steps:

1. Enable the CRC peripheral clock via the RCC peripheral.
2. Set the CRC data register to the initial CRC value by configuring the initial CRC value register (CRC_INIT). In the more recent STM32 Series, it is possible to chain a CRC calculation based on the previous CRC calculation as initial value. In this case, the CRC_IDR register (not affected by the reset bit in CRC_CR) can be used. In HAL, this is implemented by HAL_CRC_Calculate.
3. Set the I/O reverse bit order through the REV_IN[1:0] and REV_OUT bits, respectively, in the CRC control register (CRC_CR).
4. Set the polynomial size and coefficients through the POLYSIZE[1:0] bits in CRC control register (CRC_CR) and CRC polynomial register (CRC_POL), respectively.
5. Reset the CRC peripheral through the Reset bit in the CRC control register (CRC_CR).
6. Set the data to the CRC data register.
7. Read the content of the CRC data register.
8. Disable the CRC peripheral clock.

In the firmware package, the CRC_usage example runs the CRC checksum code computing an array data (DataBuffer) of 256 supported data type. For a full description, refer to the file Readme.txt in the CRC_usage folder.
1.3 CRC hardware implementation benefits

The CRC_usage example has been developed to check the compatibility between the software CRC algorithm implementation and the CRC peripheral, as well as to measure their execution times.

The example has been executed under the following conditions:

- Hardware: STM32373C-EVAL board (STM32F37x device)
- System clock: HSE (8 MHz crystal oscillator)
- Toolchain: Keil® V4.60.0.0
- CRC configurations: default values of the CRC register
  - CRC_CR: 0x0000 0000; POLYSIZE is 32, no REV_IN and no REV_OUT
  - CRC_INIT: 0xFFFF FFFF
  - CRC_POLY: 0X04D11 CDB7
- Input data: 256 words

Table 1 compares the execution time of the CRC algorithm versus that achieved using the STM32 CRC peripheral.

Table 1. Comparison of CRC algorithm and CRC peripheral execution time

<table>
<thead>
<tr>
<th>Optimization level</th>
<th>CRC algorithm (system clock cycle)</th>
<th>CRC peripheral (system clock cycle)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Level 3 + Optimize for time</td>
<td>78094</td>
<td>1287</td>
</tr>
</tbody>
</table>

The hardware implementation is about 60 times faster than the software algorithm. The CPU controls the data transfer and no instruction processing is allowed during this phase. Application developers can choose another peripheral as controller to free the CPU for other tasks. As the DMA manages data transfer, it becomes the alternative for computing the CRC checksum code of the data buffer.
2 Using CRC through DMA

The STM32 embedded DMA can be used as the data transfer handler to avoid the use of the CPU as controller. The DMA configuration depends upon the architecture chosen. There are two categories, namely DMA with channels and DMA with stream, with almost identical configurations.

2.1 DMA back-to-back transfer mode

The CRC_DMA example available in the firmware package implements the technique illustrated in Figure 5. This technique is the DMA back-to-back data transfer mode with the DMA_IRQ handler routine callback.

![Figure 5. CRC computing through DMA transfer](image)

In this case, the DMA controls the data transfer counter and waits for the transfer complete flag to execute the NVIC DMA_IRQ handler routine. The NVIC DMA_IRQ routine must stop the system timer (systick) counter and return the CRC computed value. The CPU usage is limited only to the execution of the DMA interrupt request routine.
2.2 DMA configuration

As mentioned above, STM32 devices integrate a multiple DMA architecture. The configuration steps below are common for both DMA architectures:

1. Enable the DMA peripheral clock via the RCC peripheral.
2. Configure the DMA channel/stream (see Table 2 for the two configurations).
3. Configure the CRC, as described in the first five steps of Section 1.2.
4. Enable the DMA transfer complete interrupt.
5. Configure the DMA NVIC IRQ.
6. Enable the DMA channel/stream.
7. Wait for the DMA transfer complete to occur.
8. Disable the DMA channel. In the case of DMA with stream architecture, the controller disables automatically the channel when the transfer ends, while in the other case, the NVIC_DMA_IRQ routine must disable the channel for further use.

Note: For any additional information, refer to the file Readme.txt under CRC_DMA example folder.

Table 2. DMA configuration summary

<table>
<thead>
<tr>
<th>DMA configuration</th>
<th>DMA with channel</th>
<th>DMA with stream</th>
</tr>
</thead>
<tbody>
<tr>
<td>Transfer direction</td>
<td>Memory to memory</td>
<td></td>
</tr>
<tr>
<td>Peripheral address</td>
<td>Flash base pointer</td>
<td></td>
</tr>
<tr>
<td>Memory address</td>
<td>CRC data register</td>
<td></td>
</tr>
<tr>
<td>Peripheral address increment</td>
<td>Enable</td>
<td></td>
</tr>
<tr>
<td>Memory address increment</td>
<td>Disable</td>
<td></td>
</tr>
<tr>
<td>Buffer size</td>
<td>Data buffer size</td>
<td></td>
</tr>
<tr>
<td>Peripheral data size</td>
<td>Supported data type (byte, half-word or word)</td>
<td></td>
</tr>
<tr>
<td>Memory data size</td>
<td>Supported data type (byte, half-word or word)</td>
<td></td>
</tr>
<tr>
<td>Transfer mode</td>
<td>Normal</td>
<td></td>
</tr>
<tr>
<td>Peripheral burst</td>
<td>NA</td>
<td>Single</td>
</tr>
<tr>
<td>Memory burst</td>
<td>NA</td>
<td>Single</td>
</tr>
<tr>
<td>FIFO mode(1)</td>
<td>NA</td>
<td>Disable</td>
</tr>
<tr>
<td>FIFO threshold(1)</td>
<td>NA</td>
<td>-</td>
</tr>
</tbody>
</table>

1. Enabling the FIFO mode does not affect the execution time. Therefore, the FIFO mode and the FIFO threshold configuration have no impact.

The CRC_DMA example has been developed to check the compatibility results between the use of CPU and DMA as transfer handlers, and measure the CPU load during the use of DMA as transfer handler.
2.3 DMA usage benefits

During the DMA back-to-back data transfer mode, the CPU acts during the CRC and DMA configurations, and during the DMA interrupt handler execution.

The execution conditions of the example are the same as those listed in Section 1.3, except for the input data size that became 8192 of the supported data type.

Table 3. Comparison results of CPU versus DMA execution time usage

<table>
<thead>
<tr>
<th>Transfer handler</th>
<th>Peripheral configuration$^{(1)}$</th>
<th>CRC computing$^{(1)}$</th>
<th>CPU load</th>
</tr>
</thead>
<tbody>
<tr>
<td>CPU</td>
<td>66$^{(2)}$</td>
<td>40962</td>
<td>100%</td>
</tr>
<tr>
<td>DMA</td>
<td>295$^{(3)}$</td>
<td>40968</td>
<td>0.72%</td>
</tr>
</tbody>
</table>

1. The systick timer tick is the measurement unit, while the systick clock source is the CPU clock.
2. CRC configuration time.
3. CRC configuration, DMA configuration and DMA IRQ handler execution times.

Overall, the CPU load is equal to 100% when the CPU is used as data transfer handler, it is reduced to 0.72 % when using DMA.
3 CRC migration

Table 4 lists the CRC features, and offers a software compatibility analysis for each Series.

<table>
<thead>
<tr>
<th>Feature</th>
<th>F1, F2, F4, L1</th>
<th>F0, F3, F7, G0, G4, H7, L0, L4, L4+, U5, WB, WL</th>
</tr>
</thead>
<tbody>
<tr>
<td>Single input/output 32-bit data register</td>
<td>Yes</td>
<td></td>
</tr>
<tr>
<td>General-purpose 8-bit register</td>
<td>Yes</td>
<td></td>
</tr>
<tr>
<td>Input buffer to avoid bus stall during calculation</td>
<td>No</td>
<td>Yes</td>
</tr>
<tr>
<td>Reversibility option on I/O data</td>
<td>No</td>
<td>Yes</td>
</tr>
<tr>
<td>CRC initial value</td>
<td>Fixed to 0xFFFFFFFF</td>
<td>Programmable on 32 bits</td>
</tr>
<tr>
<td>Handled data size in bits</td>
<td>32</td>
<td>8, 16, 32</td>
</tr>
<tr>
<td>Polynomial size in bits</td>
<td>32</td>
<td>7, 8, 16, 32</td>
</tr>
<tr>
<td>Polynomial coefficients</td>
<td>Fixed to 0x4C11DB7</td>
<td>Programmable size: 7, 8, 16, or 32 bits(1)</td>
</tr>
</tbody>
</table>

1. Available only on STM32F07x and STM32F09x devices, fixed to 0x4C11DB7 for other products of the STM32F0 Series.
4 Reference documents

- STM32F101xx, STM32F102xx, STM32F103xx, STM32F105xx and STM32F107xx advanced Arm®-based 32-bit MCUs (RM0008)
- STM32F205xx, STM32F207xx, STM32F215xx and STM32F217xx advanced ARM-based 32-bit MCUs (RM0033)
- STM32L151xx, STM32L152xx and STM32L162xx advanced Arm®-based 32-bit MCUs (RM0038)
- STM32F100xx advanced ARM®-based 32-bit MCUs (RM0041)
- STM32F405xx, STM32F407xx, STM32F415xx and STM32F417xx advanced Arm®-based 32-bit MCUs (RM0090)
- STM32F05xxx advanced Arm®-based 32-bit MCUs (RM0091)
- STM32F37xx and STM32F38xx advanced Arm®-based 32-bit MCUs (RM0313)
- STM32F302xx, STM32F303xx and STM32F313xx advanced ARM-based 32-bit MCUs (RM0316)
- Guidelines for obtaining IEC 60335 Class B certification in STM32 applications (AN3307)

Note: The above documents are available at www.st.com.
5 Revision history

<table>
<thead>
<tr>
<th>Date</th>
<th>Revision</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>06-Jun-2013</td>
<td>1</td>
<td>Initial release.</td>
</tr>
<tr>
<td>07-Nov-2022</td>
<td>2</td>
<td>Updated document title and <em>Introduction</em>. Removed former <em>Table 1: Applicable products</em>. Updated <em>Table 4: CRC peripheral features by Series</em>. Minor text edits across the whole document.</td>
</tr>
</tbody>
</table>
IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2022 STMicroelectronics – All rights reserved