Introduction

The aim of this application note is to describe the correct procedure to manage one of the available low power modes for the SPC564Bxx and SPC56ECxx devices; in particular the enter/exit sequence for the STANDBY mode, which mode allows to reach the maximum power saving state. Due to the multicore nature of the device, several combinations are allowed.

In fact it is possible to exit from STANDBY mode enabling Z4 or Z0 core and using backup RAM or FLASH memory.

Following the four possible combinations:

- From Z4 STANDBY exit enabling the Z4 core using Flash memory allocated for Z4
- From Z4 STANDBY exit enabling the Z4 core using the backup RAM allocated for Z4
- From Z4 STANDBY exit enabling the Z0 core using the Flash memory allocated for Z0
- From Z4 STANDBY exit enabling the Z0 core using the backup RAM allocated for Z0

All these combinations are obtained by easily modifying the next example code. The Reset Generation Module (RGM) contains the functionality to select the alternative boot via the backup RAM on STANDBY mode exit.

This document describes about the STANDBY exit from Flash to RAM, using Z4 core because it is the lowest power mode that are enabled with a low latency for wakeup event.

The CFLASH and DFLASH are kept in low power mode or in power down at the STANDBY exit, then the PHASE2 and PHASE3 states of the reset state machine do not need to wait for Flash initialization and all the processes are performed faster.
Contents

1 Low Power Modes overview .................................................. 5
  1.1 Settings for RAM in STANDBY ........................................ 7

2 STANDBY Mode transition .................................................. 9

3 Application code structure ................................................. 10
  3.1 Peripheral used .......................................................... 10
  3.2 Code implementation .................................................... 11
    3.2.1 Disable Software Watchdog ........................................ 11
    3.2.2 Clock Generation Module ........................................... 12
    3.2.3 PLL configuration ................................................... 12
    3.2.4 Reset Generation Module function ................................. 13
    3.2.5 Wakeup Unit configuration .......................................... 13
    3.2.6 Enter in STANDBY mode .............................................. 14
    3.2.7 Locator file configuration .......................................... 14
    3.2.8 RAM wakeup code ................................................... 15
  3.3 Conclusions ............................................................... 19

Appendix A Reference documents ............................................ 20
  A.1 Reference documents ................................................... 20

Revision history ............................................................... 21
List of tables

Table 1. RAM configurations in modes ......................................................... 8
Table 2. PCONF setting for RAM in STANDBY ........................................... 8
Table 3. Revision history ................................................................. 21
List of figures

Figure 1. MC_ME mode diagram ................................................... 6
Figure 2. Power domain organization ............................................ 8
Figure 3. MC_PCU Events During Power Sequences (STANDBY mode) .................................................................. 9
Figure 4. Diagram flow of application code implemented .................. 10
Figure 5. Software Watchdog function ............................................ 11
Figure 6. CGM init function ......................................................... 12
Figure 7. PLL configuration function .............................................. 13
Figure 8. RGM init function ......................................................... 13
Figure 9. WKUP init function ....................................................... 14
Figure 10. Standby mode entry function .......................................... 14
Figure 11. Locator file and memory section organization ................... 15
1 Low Power Modes overview

Many automotive applications need to optimize power consumption in order to preserve the battery lifetime in all electronic components and minimize electromagnetic emissions.

For this reason, microcontrollers of SPC564Bxx and SPC56ECxx family have the possibility to remain in particular states called “Low Power Modes” when the primary target is to minimize the power consumption.

The Low Power Modes in the SPC564Bxx and SPC56ECxx family devices are:
- HALT mode
- STOP mode
- STANDBY mode

The HALT mode is intended as a first level low power mode, in which the platform is stopped but system clock remains the same as in running mode. This is a reduced-activity low-power mode during which the clock to the core is disabled. It is configured to switch off analog peripherals like PLL, Flash, main regulator etc. for efficient power management at the cost of higher wakeup latency.

The STOP mode is intended as an advanced low power mode, during which the clock of the platform is disabled. It is possible to switch off most of the peripheral oscillator at the cost of higher wakeup latency.

The STANDBY mode is a reduced leakage low power mode in which only the power domain 0 (always on) is connected and power supply is cut off from most of the device. Wakeup from this mode takes a relatively long time and content is lost or must be restored from backup.

Those modes and their relative power domains are controlled by the Power Control Unit (MC_PCU) which allows switching through four different power domains.

When a power domain is disconnected from the supply, its power consumption is reduced to zero and the status information of the same power domain is lost.
The microcontroller enters in STANDBY mode from the DRUN or one of the RUN0...3 modes.

The Mode transition is performed by writing ME_MCTL register twice:
- 1st write: TARGET_MODE + KEY
- 2nd write: TARGET_MODE + INVERTED KEY

Refer to the explained code in this application note to know which are the TARGET_MODE and KEY values to enter in STANDBY mode.

In STANDBY mode the power supply is turned off for most of the microcontroller. The only parts that are still turned on are pads mapped on wakeup lines in order to allow the standby exit using an external event and the power domain 0.

The power domain 0 (PD0) contains some modules that are always enabled and allows to wake up the microcontroller once a wakeup event occurs.

In this power domain the following modules are still powered:
- Reset Generation Module (MC_RGM)
- Power Controller Unit (MC_PCU)
- Wakeup unit (WKPU)
- 8 KB of RAM
- Real time clock/ Autonomous Periodic Interrupt (RTC/API)
- CANSampler
- Slow IRC
- Fast IRC (can be optionally disabled)
- System Status and Configuration Module (SSCM)

This mode is intended as follows:

- As an extreme low-power mode with everything powered down apart from the necessary circuitry to allow device wakeup and eventually a RTC/API (real time clock) implementation
- To be used by software to remain in the lowest power consumption state with no requirement to wake up quickly

To exit from this mode, a wakeup event occurs. For this reason, the wake up unit is configured before entering in the STANDBY mode. However, in addition to booting from the default location, the microcontroller is also configured to boot from the backup RAM. In the case of booting from backup RAM, it is also possible to keep the CFLASH and DFLASH disable by writing “01” to the CFLAON and DFLAON field in the ME_DRUN_MC register prior to STANDBY entry. This allows a lower power consumption and a faster wakeup time, due to the fact that it does not need to wait for FLASH initialization (about ~120 us).

If there is a STANDBY mode request while any wakeup event is active, the microcontroller does not enter STANDBY mode.

In STANDBY mode power domain 1 is disabled. Power domains 2 and 3 are selectively configured to enable additional SRAM as defined in Figure 2.

For more information on the Low Power Management refer to the Chapter 11 of the RM.

1.1 Settings for RAM in STANDBY

STANDBY mode offers maximum power saving. The level of power saving is software-controllable via the settings in the PCU_PCONFn registers for power domain 2 onwards.

Power domain 0 stays connected to the power supply while power domain 1 is disconnected from the power supply.

Power domains 2 and 3 contain the backup RAM extensions and is only powered down during STANDBY mode. Therefore, writing ‘0’ to the respective bits for the other modes do not power down those domains.

Depending on PCONF[2-3] configuration, there are four possible combinations for the amount of RAM active in STANDBY mode as shown in the Table 2. The 40 KB option results in a non-contiguous address space.
It is possible to enable from 8 KB up to 96 KB of SRAM in STANDBY mode for Power Configurations 2 and 3.

Table 1. RAM configurations in modes

<table>
<thead>
<tr>
<th>Mode(s)</th>
<th>8 KB</th>
<th>56 KB</th>
<th>32 KB</th>
<th>32 KB</th>
<th>128 KB</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0x4000_0000</td>
<td>0x4000_2000</td>
<td>0x4001_0000</td>
<td>0x4001_8000</td>
<td>0x4002_0000</td>
</tr>
<tr>
<td></td>
<td>0x4000_1FFF</td>
<td>0x4000_FFFF</td>
<td>0x4001_7FFF</td>
<td>0x4001_FFFF</td>
<td>0x4003_FFFF</td>
</tr>
<tr>
<td>RUN,STOP,HALT</td>
<td>On</td>
<td>On</td>
<td>On</td>
<td>On</td>
<td>On</td>
</tr>
</tbody>
</table>

Table 2. PCONF setting for RAM in STANDBY

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>8</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>64 (8+56)</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>96 (8+56+32)</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>40 (8+32)</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

It is possible to enable from 8 KB up to 96 KB of SRAM in STANDBY mode for Power Configurations 2 and 3.
2 STANDBY Mode transition

Once STANDBY is entered, it is only left via a system wakeup. On exiting the STANDBY mode, all power domains are powered up according to the settings in the PCU_PCONFn registers, and the DRUN mode is entered. In DRUN mode, at least power domains 0 and 1 are powered.

Figure 3, shows an example for a mode transition from RUN0 to STANDBY to DRUN. All power domains which have PCU_PCONFn.STBY cleared enter power-down phase. In this example, only power domain 1 is disabled during STANDBY mode.

When the MC_PCU receives the mode change request to STANDBY mode, it starts the power down phase for power domain 1. During the power down phase, clocks are disabled and reset is asserted resulting in a loss of all the information for this power domain. Then the power domain is disconnected from the power supply (power-down state).

Figure 3. MC_PCU Events During Power Sequences (STANDBY mode)

When the MC_PCU receives a system wakeup request, it starts the power-up phase. The power domain is re-connected to the power supply and the voltage in power domain 1 increases slowly. Once the voltage is in an operable range, clocks are enabled and the reset is deasserted (power-up state).
3 Application code structure

This section gives an overview of the application code implemented to test the enter/exit of the STANDBY mode from FLASH to RAM using the Z4 core. It is also discussed how to change the core during the STANDBY exit and, in case of Z4 core, how to configure the system memory in order to be available in VLE mode for the core.

Figure 4 explains the application execution starting from a Power on Reset till the jump to the code in RAM or in FLASH. In relation to this the core chooses an MMU init function unit which is added in order to manage the memory section for the core Z4.

3.1 Peripheral used

- Device: SPC564xB/C
- System clock: 120 MHz by PLL initialization
- CGM (Clock Generation Module): PLL is configured as system clock
- RGM (Reset Generation Module): set the status at the STANDBY exit
- WKUP (Wake Up Unit): set an input pin to exit from STANDBY
- ME: Mode entry in order to enter in STANDBY mode
3.2  Code implementation

The application configures the device to:
- Disable the Software Watchdog
- Add a RAM wait state due to the fact that one wait state is required when the System Frequency is >64 MHz
- Configure the WKUP to configure all modes and activate all clocks for all peripherals
- Configure the PLL to work at 120 MHz with an external oscillator of 40 MHz
- Set the GPIO in order to turn on some LEDs
- Set the PLL as output clock on the PA0 pin
- Set the RMG STANDBY bit to exit from the STANDBY with the Z4 core in RAM
- Set the LED 2 (PE5) to toggle five times before to enter in STANDBY
- Set tmodule to:
  - clear the WKUP
  - enable the WKUP for a wake up event on the KEY1 (PE0)
  - enable the WKUP interrupt
  - enable the Falling Edge
  - enable the Filter
  - enable pullups on all WKUP pins to stop leakage on unconnected pins
  - wait until the KEY4 (PE3) is pulled low
- Enter the STANDBY mode from the Mode entry MCTL register.
- Configure the locator file to copy from FLASH to RAM the boot code
- Configure the boot code for the Z4 core in order to:
  - Configure the MMU for SRAM, BAM, Peripheral Bridge.
  - Disable the Software Watchdog again
  - Initialize the stack pointer, sdata base and sdata2 base
  - Enable the SPE in MSR register
  - Configure the internal Flash
  - Set the address to return from standby code in RAM to toggle some LEDs

3.2.1  Disable Software Watchdog

This function allows disabling the Software Watchdog using a key word to permit the access to the control register of the SWT module.

The SWT is disabled in order to avoid that the period execution of watchdog service could release a system reset.

Figure 5. Software Watchdog function

```c
void DISABLE_SWT()
{
    SWT.SR.R = 0x0000c520; /* key */
    SWT.SR.R = 0x0000d928; /* key */
    SWT.CR.R = 0xC0000101; /* disable WEN */
}
```
3.2.2 Clock Generation Module

This function allows enabling all modes configuring in the RUNPC[0] mode, all peripheral on and to jump to the PLL configuration function.

Figure 6. CGM init function

```c
void CGM_init(void)
{
  /* Enable all modes */
  ME.MER.R = 0x0000025FF;
  /* ME_PCTRL[all periph] default points to ME_RUN_PC[0] */
  ME.RUNPC[0].R=0x000000FE; /* Peripheral ON in every mode */
  /* Divide by 16 Peripheral Set 2 (PS2) Clock for ADC, CTU & ENIOS */
  CGM.SC_DC[2].8.DIV = 0xF;
  PLL_120MHZ_40MHz_xtal();
}
```

3.2.3 PLL configuration

This function allows to select the clock source for the PLL. In this case the PLL is driven by the FXOSC oscillator at 40 MHz.

Then it configures the RUN[0] mode in order to enable the external oscillator, turning on the PLL and setting the PLL as system clock.

The CGM module allows to set the several dividers (Input, loop and output) in order to set the output of the PLL to be at 120 MHz frequency.

Two keys are written in the Mode Entry MCTL register In order to complete the mode entry.

Last part of the function configures the PA0 pin to be a clock out pin where it is possible to measure the PLL frequency divided by four.
3.2.4 Reset Generation Module function

This function allows selecting which core is used for booting after STANDBY exit. If the BOOT_FROM_BKP_RAM is set and if it is boot from FLASH or from backup RAM.

When using the Z4 from RAM in STANDBY mode it needs to ensure that VLE code is used. By default, the Z0 core is the core that is on STANDBY exit.

```c
void RGM_init(void)
{
    /* Selects which CPU is to be used for booting on STANDBY exit*/
    RGM.STDBY.B.SB_CPU = 1; /* 1: Z4 core. 0: Z0 core*/
    /*This bit indicates whether the system will boot from backup RAM or flash out of STANDBY exit*/
    RGM.STDBY.B.BOSS_FROM_BKP_RAM = 1; /* 1: BACKUP RAM. 0: FLASH */
}
```

3.2.5 Wakeup Unit configuration

This function allows to enable the Wakeup unit in order to set a wakeup event, enabling the interrupt messaging from the wakeup/interrupt pads to the interrupt controller.
The WKUP6 is defined as 6.

### 3.2.6 Enter in STANDBY mode

This function allows entering in STANDBY mode in order to complete the mode transition.

The STANDBY_MODE hex value for the STANDBY is “0x0000000D”.

### 3.2.7 Locator file configuration

The most important part of the locator file is the memory allocation where the sections are defined for Flash and RAM.

There are also some variables used to copy code from FLASH to RAM when booting.
Where SRAM is the system RAM from 0x40000000 of 192 KB size, flash_rcw is a reserved section of FLASH and int_flash is the FLASH memory starting from 0x00000000 with 3 MB of size.

Stack_ram is the RAM reserved for stack (4 KB).

### 3.2.8 RAM wakeup code

After the STANDBY exit, in case of booting using the Z4 core, it is necessary to set the Memory Management Unit (MMU) in order to set FLASH or RAM in VLE mode, initializing the stack pointer r1, sdata base r13 and sdata2 base r2.
Moreover it is necessary to disable the Software Watchdog and to jump to the code in RAM, to be executed.

All this code is inserted in a section that is copied in the RAM after boot.

**RAM Wakeup code function**

```assembly
.section  ".ROM_code_to_be_copied", "vax"
         .vle
         .globl  z4_ram_start_code
         .align 4

z4_ram_start_code:

#********************
# Enable SPE in MSR
#********************
        mfMSR r6
        e_or2is r6, 0x0200
        mtMSR r6

#TLB4 = pbridgeA
        e_lis r3, 0x1004
        mtmas0 r3
        e_lis r3, 0xC000
        e_or2i r3, 0x0800
        mtmas1 r3
        e_lis r3, 0xC000
        e_or2i r3, 0x000A
        mtmas2 r3
        e_lis r3, 0xC000
        e_or2i r3, 0x003F
        mtmas3 r3
        tlbwe

#TLB6 = Peripheral Bridge and BAM
#0x6 0xC0000600 0xFFC00028 0xFFC0003F
        e_lis r3, 0x1006
        mtmas0 r3
```
AN4231  Application code structure

```assembly
  e_lis  r3, 0xC000
  e_or2i r3, 0x0600
  mtmas1 r3
  e_lis  r3, 0xFFC0
  e_or2i r3, 0x0028
  mtmas2 r3
  e_lis  r3, 0xFFC0
  e_or2i r3, 0x003F
  mtmas3 r3
  tlbwe

#******************************
# re-Configure MMU SRAM - extend from 4K to 256K.
#******************************
  e_lis  r3, 0x1000
  mtmas0 r3
  e_lis  r3, 0xc000
  e_or2i r3, 0x0400  # 256 KB
  mtmas1 r3
  e_lis  r3, 0x4000
  e_or2i r3, 0x0028
  mtmas2 r3
  e_lis  r3, 0x4000
  e_or2i r3, 0x003f
  mtmas3 r3
  tlbwe

#disable_watchdog
  e_lisr6, 65524
  e_add16ir6, r6, -32752
  e_lir7, 50464
  se_stwr7, 0(r6)

##SWT.SR.R = 0x0000d928; /* key */
  e_lisr7, 65524
  e_add16ir7, r7, -32752
```
```assembly
e_lir6, 55592
se_stwr6, 0(r7)

##SWT.CR.R = 0xC000010A; /* disable WEN */
e_lisr6, 65524
e_add16ir6, r6, -32768
e_lisr7, 0xc000
e_add16ir7, r7, 0x010A
se_stwr7, 0(r6)

e_lis r1, __SP_INIT@h # Initialize stack pointer r1 to
e_or2i r1, __SP_INIT@l # value in linker command file.
e_lis r13, _SDA_BASE_@h # Initialize r13 to sdata base
e_or2i r13, _SDA_BASE_@l # (provided by linker).
e_lis r2, _SDA2_BASE_@h # Initialize r2 to sdata2 base
e_or2i r2, _SDA2_BASE_@l # (provided by linker).
e_stwu r0,-64(r1) # Terminate stack.

#TLB2 = 1M Internal flash
e_lis r3, 0x1002
mtmas0 r3
e_lis r3, 0xC000
e_or2i r3, 0x0500
mtmas1 r3
e_lis r3, 0x0000
e_or2i r3, 0x0020
mtmas2 r3
e_lis r3, 0x0000
e_or2i r3, 0x003F
mtmas3 r3
tlbwe
e_lis r3, return_from_standby_code_in_FLASH@h
e_or2i r3, return_from_standby_code_in_FLASH@l
mtlr r3
here: se_blr # branch to code in flash
```
3.3 Conclusions

STANDBY mode allows maximizing power saving. During the STANDBY mode, all memories that are not powered down in this mode, enter in a power saving state. This increases the power saving and the data in the memories are retained.

This application note has described how to manage the STANDBY exit from FLASH to RAM, using the Z4 core of the device. This is the lowest power consumption mode and also the fastest for wakeup process because it does not need wait for FLASH initialization.

It is possible (see Figure 8), modifying the RGM init function, to switch from Flash to RAM or from FLASH to FLASH and to decide which core is used. In case of usage of Z0 core at STANDBY exit, no MMU configuration is necessary.
Appendix A  Reference documents

A.1  Reference documents

## Revision history

<table>
<thead>
<tr>
<th>Date</th>
<th>Revision</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>06-May-2013</td>
<td>1</td>
<td>Initial release.</td>
</tr>
<tr>
<td>17-Sep-2013</td>
<td>2</td>
<td>Updated Disclaimer.</td>
</tr>
</tbody>
</table>