

# AN4539 Application note

HRTIM cookbook

### Introduction

Several STM32 microcontrollers address market segments requiring digital signals with highly accurate timings, namely digital power supplies, lighting, non-interruptible power supplies, solar inverters and wireless chargers. This is possible thanks to a high resolution timer (HRTIM) peripheral able to generate up to twelve signals and to handle a large variety of input signals for control, synchronization or protection purposes. Its modular architecture makes possible to address several conversion topologies and multiple parallel converters, with the possibility to reconfigure them during run-time.

The HRTIM is available in the products listed in *Table 1*.

This peripheral may appear complex, mostly because of the large control register set. To complement the extensive description provided in reference manuals, this document includes quick-start informations and a collection of examples.

In the first section, this cookbook aims to show that HRTIM programming is simple. After the explanation of the environment (the kitchen) setup, simple examples are described for understanding by practice. These basic cases introduce step by step the timer features and provide programming guidelines. This section must be read with attention by people not familiar with the HRTIM. The second part is a collection of converter recipes to use when starting a new design, either to pick up a ready-made code example, or to get ideas and programming tricks when dealing with a topology not described in this document. This cookbook does not cover the converter design itself (control techniques and components dimensioning), described in dedicated application notes.

Each example comes with a brief converter description, the control waveform(s), and a code snippet. These snippets (and the equivalent code, based the STM32 HAL library and/or LL libraries) can be downloaded from <a href="https://www.st.com">www.st.com</a>.

Table 1. Applicable products

Туре	Part numbers or product lines					
	STM32F334C4, STM32F334C6, STM32F334C8, STM32F334K4, STM32F334K6, STM32F334K8, STM32F334R4, STM32F334R6, STM32F334R8					
Microcontrollers	STM32H742, STM32H743/753, STM32H745/755 and STM32H747/757 lines, STM32H750IB, STM32H750VB, STM32H750XB, STM32H753AI, STM32H753BI, STM32H753II, STM32H753VI, STM32H753XI, STM32H755ZI, STM32H755BI, STM32H755II, STM32H755XI, STM32H755ZI, STM32H757AI, STM32H757BI, STM32H757II, STM32H757XI, STM32H757ZI					
	STM32G474CB, STM32G474CC, STM32G474CE, STM32G474MB, STM32G474MC, STM32G474ME, STM32G474QB, STM32G474QC, STM32G474QE, STM32G474RB, STM32G474RC, STM32G474VB, STM32G474VC, STM32G474VE, STM32G484CE, STM32G484ME, STM32G484QE, STM32G484RE, STM32G484VE					

Contents AN4539

### **Contents**

1	Gett	ing the kitchen ready
	1.1	Prerequisites
	1.2	Hardware set-up
	1.3	Tools set-up
	1.4	HRTIM versions 8
	1.5	MCU and HRTIM set-up
		1.5.1 System clock initialization
		1.5.2 HRTIM initialization
		1.5.3 HRTIM DLL initialization
		1.5.4 HRTIM I/Os initialization
		1.5.5 Other peripherals initialization
		1.5.6 HRTIM functionality check
2	HRT	IM basic operating principles13
	2.1	Single PWM generation
	2.2	Generating multiple PWMs
	2.3	Generating PWM with other timing units and the master timer 18
	2.4	Arbitrary waveform generation
3	Volta	age mode dual buck converter22
4		age mode buck converter with synchronous ification and fault protection2
5	Non-	-inverting buck-boost converter
6	Tran	sition mode power factor controller
7	Mult	iphase buck converter
	7.1	Debugging ADC operation
8	Cycl	le-by-cycle protection without deadtime insertion44
9	Volta	age mode LLC half bridge converter47



AN4539	Contents

	9.1	LLC de	monstration overview	51
	9.2	Demon	stration code	51
10	CLLC	conve	rter	52
	10.1	CLLC o	demonstration overview	55
	10.2	Demon	stration code	55
11	Dual	active b	oridge	56
	11.1	DAB de	emonstration overview	58
	11.2	Demon	stration code	58
12	Three	e-phase	PWM rectifier	59
	12.1	Demon	stration overview	60
	12.2	Demon	stration code	61
13	Hard	switchi	ing full bridge: peak current mode control	62
	13.1	HSFB (	demonstration overview	65
	13.2	Demon	stration code	66
14	Bridg	geless t	otem pole PFC	67
	14.1	TTPFC	demonstration overview	70
	14.2	Demon	stration code	70
15	Othe	r examp	oles	71
16	Wher	re to fin	d software examples?	72
Appendi	хА Н	IRTIM v	2	74
	A.1	Feature	es	74
		A.1.1	Sixth timing unit (Timer F)	. 74
		A.1.2	Dual channel DAC triggers	. 74
		A.1.3	External event counter	. 74
		A.1.4	Extended fault features	
		A.1.5	Push-pull improvements	. 74
		A.1.6	Classical PWM mode	
		A.1.7	Up-down mode	. 75

		A.1.8	ADC post-scaler
		A.1.9	Null duty cycle mode
		A.1.10	New interleaving modes
		A.1.11	Swap mode76
Appendix	B Sc	oftware	migration
	B.1	HRTIM	∕1.0 to HRTIM∨1.1
	B.2	HRTIMv	1 to HRTIMv2
Appendix	C Re	eference	e documents
	C.1	STM32F	<sup>3</sup> 334x 80
	C.2	STM32H	174x / STM32H75x
	C.3	STM320	647x 80
	C.4	Others .	
Revision h	nistory	<i>,</i>	

AN4539 List of tables

### List of tables

Table 1.	Applicable products	1
Table 2.	HRTIM features according to products where it is integrated	8
Table 3.	HRTIM input frequency operating range	9
Table 4.	Timer resolution and minimum PWM frequency for fHRTIM = 144 MHz	15
Table 5.	Timer resolution and minimum PWM frequency for fHRTIM = 170 MHz	16
Table 6.	Sampling triggers and results in Data[04] RAM table	39
Table 7.	Expected conversion results	41
Table 8.	Summary of examples	72
Table 9.	Events mapping	77
Table 10.	Windowing signals mapping per timer (EEFLTR[3:0] = 1111)	78
Table 11.	Filtering signals mapping per timer	78
Table 12.	HRTIM ADC trigger 1 and 3 registers (HRTIM_ADC1R, HRTIM_ADC3R)	79
Table 13.	HRTIM ADC trigger 2 and 4 registers (HRTIM_ADC2R, HRTIM_ADC4R)	79
Table 14.	Document revision history	82



AN4539 Rev 5 5/84

List of figures AN4539

### List of figures

Figure 1.	Basic PWM generation	14
Figure 2.	HRTIM configuration for generating basic PWM signals	14
Figure 3.	Generation of multiple PWM signals	17
Figure 4.	PWM generation with the master timer	19
Figure 5.	Arbitrary waveform generation	20
Figure 6.	Voltage-mode buck converter	22
Figure 7.	VM buck waveforms, including ADC sampling and interrupts	23
Figure 8.	PWM interrupts and register update	23
Figure 9.	Voltage mode buck with synchronous rectification	25
Figure 10.	Buck operation with FAULT	
Figure 11.	Non-inverting buck-boost converter	27
Figure 12.	Buck-boost operating mode	28
Figure 13.	Buck-boost converter operating waveforms	29
Figure 14.	Transition mode PFC	
Figure 15.	Transition mode PFC operation at Ton max and during overcurrent	32
Figure 16.	Transition mode PFC operation at Toff max and Toff min	33
Figure 17.	5-phase interleaved buck converter	35
Figure 18.	5-phase interleaved buck converter control waveforms	36
Figure 19.	Disabling a phase with the master timers	37
Figure 20.	Low-load management with phase shedding and burst mode	
Figure 21.	Light load buck converter	
Figure 22.	Sampling point placement depending on the number of active phases	40
Figure 23.	Making sure ADC sampling points are correctly placed	
Figure 24.	ADC sampling (5-phase configuration)	
Figure 25.	ADC sampling (3-phase configuration)	
Figure 26.	Current-mode buck converter	
Figure 27.	Overcurrent protection scheme	
Figure 28.	Overcurrent protection without deadtime	45
Figure 29.	Multi-cycle overload protection with dual external events	46
Figure 30.	Multi-cycle overload protection with a single external events	46
Figure 31.	LLC converter	
Figure 32.	Voltage mode LLC converter operating waveforms	50
Figure 33.	Fixed frequency ISR to process the control loop	
Figure 34.	CLLC converter	
Figure 35.	CLLC operating waveforms	54
Figure 36.	DAB converter	56
Figure 37.	DAB operating waveforms	57
Figure 38.	Three-phase PWM rectifier converter	59
Figure 39.	Waveform sequence for a three-phase PFC	
Figure 40.	Hard switching full bridge converter	62
Figure 41.	Peak current-mode control	
Figure 42.	HSFB operating waveforms	64
Figure 43.	Dual trigger DAC	
Figure 44.	TTPFC converter	
Figure 45.	HF LEG operating waveforms, including ADC sampling and interrupts	
Figure 46.	LF LEG operating waveforms	
Figure 47.	Peak current-mode control with slope compensation	
Figure 48	Comparison of un-only and un-down modes	75



### 1 Getting the kitchen ready

The microcontrollers concerned by this application note are based on Arm<sup>®</sup> cores<sup>(a)</sup>.

This section details the ingredients needed before starting, so that the user can focus on the HRTIM programming.

Appendix C lists the documents related to the HRTIM and to the peripherals used in this document. A preliminary reading of the HRTIM section in the product reference manual is recommended.

### 1.1 Prerequisites

Before enjoying the flavors of the HRTIM, there are some prerequisites. It is expected from the reader basic C programming skills and minimal experience in MCUs and development environments, as well as a theoretical background on switched-mode power supplies. Control strategies and components dimensioning details are exceeding the scope of this application note, they are available in literature.

For the sake of simplicity, this cookbook only considers logic signals or analog voltages that can be directly handled by the MCU, so as to be voltage level agnostic. However, some references are made to external components and side effects from power switchings, whenever the timer or MCU has some features to handle them.

Last, it is reminded that it is required to have power applications operated by skilled technical personnel to avoid risks of electrical shocks, burns, or even death, should the MCU be used in applications with hazardous voltage levels.

### 1.2 Hardware set-up

The STM32F334 Discovery kit is a very affordable tool and is the best option to start (and go on) experimenting with the HRTIM (order code STM32F3348-DISCO). It includes the programming interface and a USB cable is the only necessary additional material to have the chip programmed and debugged. All I/Os are made available on 2.54 mm spaced pins so that it can also be connected to a perfboard/stripboard/breadboard. The kit also features two power converters: an inverted buck for LED drive and a low-voltage buck/boost converter with independent inputs and outputs.

An oscilloscope is mandatory, eventually coupled with a logic analyzer for the configurations where more than four channels must be monitored. To visualize the subtle high-resolution steps, the oscilloscope must have a sampling rate above 1 GS/s at least with an option to have interleaved acquisition, to increase the timing accuracy.



a. Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.



AN4539 Rev 5 7/84

One or several function generators help emulate the feedback from the power converter (logic pulses or analog signals) during the early debugging phases. The generator must have a trigger input for some specific cases. If missing, it is possible to have the feedback signal emulated by the HRTIM itself using free timing units, with some more coding effort (or software example reuse).

### 1.3 Tools set-up

It is necessary to have a compiler installed (all demonstrations fit within 32 Kbytes), as well as an IDE supporting the ST-LINK-V2/ST-LINK-V3 debug interfaces.

The code snippets given below are compiler agnostic, so they simply need to be copied into a generic HRTIM project template for any kind of toolchain.

The software sources are delivered with workspaces for the following toolchains:

- IAR™ (EWARM 7.10.3)
- Keil<sup>®</sup> (MDK-Arm 4.7)
- System Workbench for STM32 (SW4STM32).

### 1.4 HRTIM versions

Since its first introduction, the HRTIM peripheral has been improved. Today it is integrated in the products listed in *Table 2*. When needed, its revision is indicated as HRTIMv1 and HRTIMv2, or simply v1 and v2.

Part numbers	HRTIM revision	Reference	Main changes
STM32F334xx	V1.0		-
STM32H74xxx STM32H75xxx	V1.1	HRTIMv1	No DLL
STM32G47xxx STM32G48xxx	V2.0	HRTIMv2	<ul> <li>Addition of a sixth timer and a sixth FAULT input</li> <li>New operating modes</li> <li>Refer to Appendix A for further details.</li> </ul>

Table 2. HRTIM features according to products where it is integrated

*Appendix B* explains how to handle the HRTIM revision change when switching from a product to another.

### 1.5 MCU and HRTIM set-up

### 1.5.1 System clock initialization

To provide the high resolution, the HRTIM must be fed directly by the PLL high-frequency output. The clock period is divided by 32 by the DLL (when available) to provide high-resolution, as if the HRTIM clock frequency is multiplied by 32.

Two options are available, using either the crystal-based high-speed external (HSE) oscillator, or the high-speed internal (HSI) oscillator.

Table 3. HRTIM input frequency operating range Input frequency (MHz) **HRTIM frequency (GHz)** Resolution (ps) PLL Part numbers input Min Min Max Max Min Max 244 **HSE** 128 144 4.608 4.096 217 STM32F334xx HSI 128 4.096 STM32H74xxx 2.08 ns 480 0.480 STM32H75xxx (no DLL) Any STM32G47xxx 100 170 3.20 5.44 184 312 STM32G48xxx

Table 3 summarizes the allowed frequency ranges for each product.

Clock initialization is done in the main routine using the *SystemClock\_Config()* function right after the HAL library initialization (*HAL Init*).

The CPU clock is also derived from the PLL, after a division by two, so that it can be up to half of the PLL output frequency. It can also be reduced to decrease MCU consumption while keeping the high-resolution functional.

The *SystemCoreClockUpdate* function can eventually be executed in the main to verify the CPU operating frequency: the frequency is updated in the SystemCoreClock variable.

#### 1.5.2 HRTIM initialization

This section details step by step how the HRTIM is initialized, including individual function calls. Practically, this is done within the *HAL\_HRTIM\_Init* and *HAL\_HRTIM\_MspInit* routines.

#### **HRTIM** clock initialization

Once the MCU is up and running, the HRTIM must be clocked before being programmed. This is done using the RCC (reset and clock control) peripheral, in two steps:

- Selection of the high-speed PLL output for the HRTIM in RCC\_CFGR3 register HAL RCC HRTIM1 CONFIG(RCC HRTIM1CLK PLLCLK);
- 2. Clock enable for the registers mapped on the APB2 bus \_\_HRTIM1\_CLK\_ENABLE();

### 1.5.3 HRTIM DLL initialization

The HRTIM delay-locked loop (DLL) provides fine-grained timings and divides the high-frequency clock period in 32 evenly spaced steps.

This DLL must be calibrated at least once before high resolution can be used. The calibration can be transparently relaunched by software during HRTIM operation if voltage or temperature conditions have changed. It is also possible to enable periodic calibration by hardware.

The following code snippet (for STM32F334) shows how the calibration is done. The high resolution can be used once the DLLRDY flag has been set.

4

AN4539 Rev 5 9/84

```
/* DLL calibration: periodic calibration enabled, period set to 14µs */
   HRTIM1->sCommonRegs.DLLCR = HRTIM_CALIBRATIONRATE_14 | HRTIM_DLLCR_CALEN;
   /* Check DLL end of calibration flag */
   while(HRTIM1->sCommonRegs.ISR & HRTIM IT DLLRDY == RESET);
```

It is recommended to have the periodic calibration enabled, with the lowest calibration period (2048  $\times$   $t_{HRTIM}$ ) as the default condition.

Note:

This code causes the execution to stall if the DLL does not lock (typically when the HSE oscillator is not properly configured). The HAL library includes a function to perform the calibration that has a timeout verification and redirects in an error handler if necessary. This function is the one used in the HAL-based software example.

#### 1.5.4 HRTIM I/Os initialization

The HRTIM inputs and outputs are mapped on standard I/O ports and must be programmed as any other I/O peripheral. The HRTIM alternate functions are split:

- On AF3 and AF13 alternate functions for STM32F334 and the STM32G4 products
- On AF1, AF2 and AF3 alternate functions for the STM32H7 products.

The HRTIM I/Os initialization must be done in two phases. The HRTIM inputs are initialized first, prior to the HRTIM registers, in the HAL\_HRTIM\_MspInit function.

The HRTIM outputs must be initialized after the HRTIM control registers programming (done in the *GPIO\_HRTIM\_outputs\_Config* function in the examples), and once the counters are enabled. This is to ensure that the outputs states are correctly defined inside the HRTIM before passing the control from the GPIO circuitry to the HRTIM.

### 1.5.5 Other peripherals initialization

The HRTIM interacts with many of the MCU peripherals, as listed below. It is not mandatory to have all of them initialized to have the HRTIM operating. Initialization codes for the peripherals below are available in some of the examples described later.

### **Nested vectored interrupt controller (NVIC)**

The HRTIM interrupts requests are grouped in seven (HRTIMv1) or eight (HRTIMv2) interrupts vectors. All faults are grouped within a distinct vector that can be set with a very high priority.

The NVIC part related to the HRTIM is programmed in the HAL\_HRTIM\_Msplnit function.

#### **DMA** controller

Most of the interrupt requests can be used as DMA requests and are grouped on six (HRTIMv1) or seven (HRTIMv2) DMA channels (one per timing unit, including the master timer).

DMA-based HRTIM operation is enabled when starting the timer, with a specific start/stop function such as *HAL HRTIM WaveformCounterStart DMA*.

Refer to Section 2 for more details.



### Comparators

The built-in comparators can be used to condition analog signals: they must be initialized before the output is routed to the HRTIM.

The initialization includes the analog inputs programming, clock enable and polarity.

### Operational amplifier

The built-in operational amplifiers can amplify low voltage signals to be routed to the ADC or to the comparators. They must be initialized similarly to the comparator.

#### **ADCs**

The HRTIM can trigger any of the ADCs. They must be initialized to receive external triggers, on their regular and/or injected sequencers.

Another possible use of the ADCs consists in using the analog watchdog to trigger external events on the HRTIM (for output set/reset or counter reset purposes).

#### **DACs**

The DACs are used to define the comparator thresholds. They can be updated synchronously with HRTIM operation by means of HRTIM DAC triggers.

### General purpose timers

The HRTIM can also be linked with other on-chip timers for the following use:

- as external event
- as burst mode trigger or clock
- for HRTIM registers update triggering.

### 1.5.6 HRTIM functionality check

Once the whole initialization is completed, it is possible to verify that the HRTIM is ready to go with the simple code below. This example code (HRTIM\_BasicPWM example) enables the HRTIM TD1 output and toggles it by software.

```
/* Use the PLLx2 clock for HRTIM */
__HAL_RCC_HRTIM1_CONFIG(RCC_HRTIM1CLK_PLLCLK);
/* Enable HRTIM clock*/
__HRTIM1_CLK_ENABLE();
/* DLL calibration: periodic calibration enabled, period set to 14µs */
HRTIM1->sCommonRegs.DLLCR = HRTIM_CALIBRATIONRATE_14 | HRTIM_DLLCR_CALEN;
/* Check DLL end of calibration flag */
while(HRTIM1->sCommonRegs.ISR & HRTIM_IT_DLLRDY == RESET);

HRTIM1->sCommonRegs.OENR = HRTIM_OENR_TD1OEN; /* Enable TD1 output */
GPIO_HRTIM_outputs_Config(); /* Initialize HRTIM outputs */
while(1)
{
    /* Set and reset TD1 by software */
```

4

AN4539 Rev 5 11/84

```
HRTIM1->sTimerxRegs[HRTIM_TIMERINDEX_TIMER_D].SETx1R = HRTIM_SET1R_SST;
HRTIM1->sTimerxRegs[HRTIM_TIMERINDEX_TIMER_D].RSTx1R = HRTIM_RST1R_SRT;
```

The STM32F334 snippet reproduced here is available in the HRTIM\_Snippets and HRTIM\_BasicPWM examples. In both cases, the example must be selected with the #define HRTIM\_CHECK statement.

For the remaining part of this document, the clock and DLL initialization part are not repeated, but replaced by a call to the <code>HRTIM\_Minimal\_Config()</code> function.

### 2 HRTIM basic operating principles

Despite an apparent complexity due to the number of features and to its modular architecture, the HRTIM is basically made of six or seven 16-bit auto-reload up-counters with four compare registers each.

#### Period and compare programming (example for 144 MHz input clock)

The high-resolution programming is made completely transparent, so as to have the look-and-feel of a timer clocked by a 4.6 GHz clock (144 MHz x 32), when using the HSE oscillators. The timings (period and compare) can be directly written into a unique 16-bit register with high-resolution accuracy. A counting period is simply programmed using the formula PER =  $T_{counting}$  /  $T_{High-res}$ .

For instance, a 10  $\mu$ s time period is obtained by setting the period register to 10  $\mu$ s / 217 ps = 46082d and is programmed as follows:

```
HRTIM1->sTimerxRegs[HRTIM TIMERINDEX TIMER D].PERxR = 0x0000B400;
```

If the result exceeds the 16-bit range, the high resolution can be adjusted by multiples of 217 ps, to have the period value within the 16-bit range.

#### Set/reset crossbar

Each timing unit holds the control of two outputs via a set/reset crossbar. Compared to usual frozen PWM modes where the output is set at the beginning of the counting period and reset on a given compare match, the crossbar offers much more flexibility in defining how an output is set or reset. It gives the possibility to have any of timer events setting or resetting an output.

### **Output stage**

The waveform generated by the set / reset crossbar is finally passed through an output stage for postprocessing, such as

- generating a complementary signal with a dead-time
- · adding high-frequency modulation
- modifying the signal polarity
- shutting down the output for protection purpose.

With these few features in mind, it is possible to elaborate the first elemental PWM signals.

### 2.1 Single PWM generation

This session focuses on

- timer continuous mode
- simplest crossbar configuration
- output stage enable.

PWM signals are the elemental bricks of most power converter and are used for many other purposes such as driving electric motors, piezo buzzers or emulating DAC converters.

This example shows that this can be achieved very simply with the HRTIM by programming a limited number of HRTIM registers.



AN4539 Rev 5 13/84

Let us consider a 100 kHz PWM signal with 50% duty cycle to be generated on HRTIM\_CHA1 output, as exemplified in *Figure 1*.

HRTIM\_CMP1xR

Counter

Compare 1

Set

Reset

HRTIM

CHD1

output

MS35613V2

Figure 1. Basic PWM generation

Timer D must be configured in continuous (free-running) mode. The PWM period is programmed in the period register HRTIM\_PERAR using the formula PER =  $f_{HRCK}$  /  $f_{PWM}$ . Here (144 MHz x 32) / 100 kHz = 46080d (0xB400).

The 50% duty cycle is obtained by multiplying the period by the duty cycle: PER x DC. Here  $0.5 \times 46080d = 23040d (0x5A00)$ .

The waveform is elaborated in the set/reset crossbar with the registers HRTIM\_SETx1R (PER bit set) and HRTIM\_RSTx1R (CMP1 bit set).

Finally, the output is enabled with the HRTIM OENR register.

The sequence just described gives an overview of the timer features involved in a simple PWM generation. The configuration is schematized in *Figure 2*.




Figure 2. HRTIM configuration for generating basic PWM signals

The example code is provided in the HRTIM\_BasicPWM example, and the snippet reproduced below is available in the HRTIM\_Snippets example. In both cases, the example must be selected with the #define SINGLE\_PWM statement.

Refer to Section 16 for the target board and firmware access path.

### 2.2 Generating multiple PWMs

This section focuses on:

- multiple timing unit usage
- register preload.

The HRTIM is able to generate up to ten PWM signals with five independent frequencies (or six frequencies when the master timer is used, see *Section 2.3*).

In the example below, four PWM signals with two different time-bases are generated.

Timer D generates two phase-shifted 100 kHz with 25% duty cycle on HRTIM\_CHD1 and HRTIM\_CHD2, with the following conditions:

- HRTIM CHD1: set on TD period, reset on TD CMP1
- HRTIM\_CHD2: set on TD CMP2, reset on TD period.

Timer A generates two phase-shifted 33.333 kHz PWMs with 25% duty cycle on HRTIM\_CHA1 and HRTIM\_CHA2, with the following conditions:

- HRTIM\_CHA1: set on TA period, reset on TA CMP1
- HRTIM\_CHA2: set on TA CMP2, reset on TA CMP3

Timer A period is below the minimum frequency available at the highest resolution, as shown in *Table 4* and *Table 5*.

Table 4.	Timer reso	lution and	minimum	PWM fr	requency	for f <sub>HRTII</sub>	<sub>M</sub> = 144 MF	ΙZ

CKPSC[2:0]	Prescaling ratio	f <sub>HRCK</sub> equivalent frequency		
000	1	144 x 32 MHz = 4.608 GHz	217 ps	70.3 kHz
001	2	144 x 16 MHz = 2.304 GHz	434 ps	35.1 kHz
010	4	144 x 8 MHz = 1.152 GHz	868 ps	17.6 kHz
011	8	144 x 4 MHz = 576 MHz	1.73 ns	8.8 kHz



AN4539 Rev 5 15/84

Table 4. Timer resolution and minimum PWM frequency for  $f_{HRTIM}$  = 144 MHz

. , main					
CKPSC[2:0]	Prescaling ratio	f <sub>HRCK</sub> Resolution equivalent frequency		Minimum PWM frequency	
100	16	144 x 2 MHz = 288 MHz	3.47 ns	4.4 kHz	
101	32	144 MHz	6.95 ns	2.2 kHz	
110	64	144 / 2 MHz = 72 MHz	13.88 ns	1.1 kHz	
111	128	144 / 4 MHz = 36 MHz	27.7 ns	550 Hz	

Table 5. Timer resolution and minimum PWM frequency for  $f_{HRTIM}$  = 170 MHz

CKPSC[2:0]	Prescaling ratio	f <sub>HRCK</sub> equivalent frequency		
000	1	170 x 32 MHz = 5.44 GHz	184 ps	83 kHz
001	2	170 x 16 MHz = 2.72 GHz	368 ps	41.5 kHz
010	4	170 x 8 MHz = 1.36 GHz	735 ps	20.8.6 kHz
011	8	170 x 4 MHz = 680 MHz	1.47 ns	10.4 kHz
100	16	170 x 2 MHz = 340 MHz	2.94 ns	5.194 kHz
101	32	170 MHz	5.88 ns	2.59 kHz
110	64	170 / 2 MHz = 85 MHz	11.76 ns	1.3 kHz
111	128	170 / 4 MHz = 42.5 MHz	23.53 ns	650 Hz

To get a 33.33 kHz switching frequency with a 144 MHz input clock, the frequency prescaler must be set to 4 and the period calculated as PER =  $f_{HRCK}$  /  $f_{PWM}$ .

Here, a frequency of 33.333 kHz is obtained by setting the PER register to (144 MHz \* 8) / 33.333 kHz = 34560d (0x8700).

Even though the duty cycle is not updated in this example, and to be close to a practical use case, the register preload mechanism is enabled with the PREEN bit. The REP (repetition) event triggers the transfer of the preload registers at the beginning of each period.

Note:

A delay can be noticed at the PWM start-up between HRTIM\_CHA1/HRTIM\_CHA2 and HRTIM\_CHD1/HRTIM\_CHD2 waveforms. This delay is normal, as the first update event (causing compare registers to take their programmed value) occurs only after the first counting period is elapsed. Should the waveforms be started without this delay, it is possible to force a register update by software (using TASWU and TDSWU bits) to have all active compare registers contents updated at once.




Figure 3. Generation of multiple PWM signals

The example code is provided in the HRTIM\_BasicPWM example, and the following snippet is available in the HRTIM\_Snippets example. In both cases, the example must be selected with the #define MULTIPLE PWM statement.

47/

AN4539 Rev 5 17/84

```
/* ----- Timer A initialization ----- */
 /* TIMA counter operating in continuous mode with prescaler = 010b (div.
by 4) */
  /* Preload enabled on REP event*/
 HRTIM1->sTimerxRegs[HRTIM TIMERINDEX TIMER A].TIMxCR = HRTIM TIMCR CONT
+ HRTIM TIMCR PREEN + HRTIM TIMCR TREPU + HRTIM TIMCR CK PSC 1;
  /* Set period to 33kHz and duty cycles to 25% */
 HRTIM1->sTimerxReqs[HRTIM TIMERINDEX TIMER A].PERxR = 33KHz PERIOD;
 HRTIM1->sTimerxReqs[HRTIM TIMERINDEX TIMER A].CMP1xR = 33KHz PERIOD/4;
 HRTIM1->sTimerxRegs[HRTIM TIMERINDEX TIMER A].CMP2xR = 33KHz PERIOD/2;
 HRTIM1->sTimerxRegs[HRTIM_TIMERINDEX_TIMER_A].CMP3xR =
(3*_33KHz_PERIOD)/4;
  /* TA1 output set on TIMA period and reset on TIMA CMP1 event*/
 HRTIM1->sTimerxRegs[HRTIM_TIMERINDEX_TIMER_A].SETx1R = HRTIM_SET1R_PER;
 HRTIM1->sTimerxReqs[HRTIM TIMERINDEX TIMER A].RSTx1R = HRTIM RST1R CMP1;
  /* TA2 output set on TIMA CMP2 and reset on TIMA period event*/
 HRTIM1->sTimerxRegs[HRTIM_TIMERINDEX_TIMER_A].SETx2R = HRTIM_SET2R_CMP2;
 HRTIM1->sTimerxRegs[HRTIM TIMERINDEX TIMER A].RSTx2R = HRTIM RST2R CMP3;
  /* Enable TA1, TA2, TD1 and TD2 outputs */
  HRTIM1->sCommonRegs.OENR = HRTIM OENR TA1OEN + HRTIM OENR TA2OEN +
  HRTIM OENR TD10EN + HRTIM OENR TD20EN;
  GPIO_HRTIM_outputs_Config(); /* Initialize HRTIM GPIO outputs */
  /* Start Timer A and Timer D */
  HRTIM1->sMasterReqs.MCR = HRTIM MCR TACEN + HRTIM MCR TDCEN;
```

Refer to Section 16 for the target board and firmware access path.

### 2.3 Generating PWM with other timing units and the master timer

This section focuses on the generation of signals on outputs not related to a given timer. This example shows that thanks to the set/reset crossbar, it is possible to have PWM signals (or other waveforms) generated on a given output with any other available timer. This is interesting in the following cases:

- to generate a sixth PWM-independent frequency with the master timer, as in the example below
- to work around pin out constraints, for instance using Timer E to generate waveforms even if HRTIM\_CHE1 and HRTIM\_CHE2 outputs are not available (typically on small pin-count package).

Note:

It is mandatory to have the same prescaling factors for all timers sharing resources (for instance master timer and Timer A must have identical CKPSC[2:0] values if master timer is controlling HRTIM\_CHA1 or HRTIM\_CHA2 outputs).

In the example below, two PWM signals with slightly different switching frequencies are generated on HRTIM\_CHD1 and HRTIM\_CHD2 outputs, with the following conditions:

- HRTIM\_CHD1: set on TD period, reset on TD CMP1
- HRTIM CHD2: set on master period, reset on master CMP1.

The frequencies are set to slightly different values to ease visualization on the oscilloscope (the signals have a relatively slow phase-shift variation), and to demonstrate that the signals are completely asynchronous.




Figure 4. PWM generation with the master timer

The provided code is the HRTIM\_BasicPWM example, and the snippet reproduced below is available in the HRTIM\_Snippets example. In both cases, the example must be selected with the #define PWM\_MASTER statement.

47/

AN4539 Rev 5 19/84

```
HRTIM1->sTimerxRegs[HRTIM_TIMERINDEX_TIMER_D].CMP1xR = _100KHz_PERIOD/4;

/* TD1 output set on TIMD period and reset on TIMD CMP1 event*/
HRTIM1->sTimerxRegs[HRTIM_TIMERINDEX_TIMER_D].SETx1R = HRTIM_SET1R_PER;
HRTIM1->sTimerxRegs[HRTIM_TIMERINDEX_TIMER_D].RSTx1R = HRTIM_RST1R_CMP1;

/* TD2 output set on TIMD CMP2 and reset on TIMD period event*/
HRTIM1->sTimerxRegs[HRTIM_TIMERINDEX_TIMER_D].SETx2R =
HRTIM_SET2R_MSTPER;
HRTIM1->sTimerxRegs[HRTIM_TIMERINDEX_TIMER_D].RSTx2R =
HRTIM_RST2R_MSTCMP1;

/* Enable TD1 and TD2 outputs */
HRTIM1->sCommonRegs.OENR = HRTIM_OENR_TD1OEN + HRTIM_OENR_TD2OEN;
GPIO_HRTIM_outputs_Config(); /* Initialize HRTIM GPIO outputs */

/* Start Master Timer and Timer D */
HRTIM1->sMasterRegs.MCR |= HRTIM_MCR_MCEN + HRTIM_MCR_TDCEN;
```

Refer to Section 16 for the target board and firmware access path.

### 2.4 Arbitrary waveform generation

This section focuses on waveforms with multiple set/reset/toggle requests per period.

This example shows how waveforms other than PWMs can be easily generated thanks to the 32 concurrent set/reset sources of the crossbar.

In the example below, two arbitrary waveforms are generated on HRTIM\_CHD1 and HRTIM\_CHD2 outputs, with the following conditions:

- HRTIM\_CHD1: toggle on TD period, toggle on TD CMP1, toggle on TD CMP2
- HRTIM CHD2: set on TD period and TD CMP3, reset on TD CMP2 and TD CMP3.




Figure 5. Arbitrary waveform generation

The provided code is the HRTIM\_BasicPWM example, and the snippet reproduced below is available in the HRTIM\_Snippets example. In both cases the example must be selected with the #define ARBITRARY\_WAVEFORM statement.

```
/* TIMD counter operating in continuous mode, preload enabled on REP event
 HRTIM1->sTimerxRegs[HRTIM_TIMERINDEX_TIMER_D].TIMxCR = HRTIM_TIMCR_CONT
+ HRTIM TIMCR PREEN + HRTIM TIMCR TREPU;
 /* Set period to 100kHz and edge timings */
 HRTIM1->sTimerxReqs[HRTIM TIMERINDEX TIMER D].PERXR = 100KHz PERIOD;
 HRTIM1->sTimerxRegs[HRTIM TIMERINDEX TIMER D].CMP1xR = 100KHz PERIOD/4;
 HRTIM1->sTimerxRegs[HRTIM_TIMERINDEX_TIMER_D].CMP2xR =
(3* 100KHz PERIOD)/8;
 HRTIM1->sTimerxRegs[HRTIM_TIMERINDEX_TIMER_D].CMP3xR = _100KHz_PERIOD/2;
 /* TD1 toggles on TIMD period, CMP1 and CMP2 event*/
 HRTIM1->sTimerxRegs[HRTIM TIMERINDEX TIMER D].SETx1R = HRTIM SET1R PER +
HRTIM_SET1R_CMP1 + HRTIM_SET1R_CMP2;
 HRTIM1->sTimerxReqs[HRTIM TIMERINDEX TIMER D].RSTx1R = HRTIM RST1R PER +
HRTIM RST1R CMP1 + HRTIM RST1R CMP2;
 /* TD2 output set on TIMD PER and CMP2 and reset on TIMD CMP1 and CMP3
event*/
 HRTIM1->sTimerxRegs[HRTIM_TIMERINDEX_TIMER_D].SETx2R = HRTIM_SET2R_PER +
HRTIM SET2R CMP2;
 HRTIM1->sTimerxRegs[HRTIM TIMERINDEX TIMER D].RSTx2R = HRTIM RST2R CMP1 +
HRTIM RST2R CMP3;
 /* Enable TD1 and TD2 outputs */
 HRTIM1->sCommonRegs.OENR = HRTIM OENR TD10EN + HRTIM OENR TD20EN;
 GPIO HRTIM outputs Config(); /* Initialize HRTIM GPIO outputs */
 /* Start Timer D */
 HRTIM1->sMasterRegs.MCR = HRTIM MCR TDCEN;
```

Refer to Section 16 for the target board and firmware access path.

AN4539 Rev 5 21/84

### 3 Voltage mode dual buck converter

This section focuses on:

- repetition counter interrupts
- ADC trigger
- · register update on repetition event.

Buck converters are mostly used to perform step-down voltage conversions. They are usually operating at fixed frequency and variable duty cycle.

In the ideal converter, the  $V_{in}$  /  $V_{out}$  ratio depends only upon the duty cycle D applied to the power switch, as  $V_{out} = D \times V_{in}$ .

Practically, the duty cycle is adjusted by the control algorithm to maintain the desired output voltage. In this example, the voltage mode buck converter is considered: the duty cycle is controlled based on the converter output voltage reading. An input voltage reading can be added to implement a feed-forward compensation.

The power stage topology is sketched in *Figure 6*, where the output voltage reading carried out by the ADC (to perform the regulation) is also shown.




Figure 6. Voltage-mode buck converter

In the example provided with the software package (HRTIM\_DualBuck), the HRTIM is programmed to perform the control of two buck converters operating in parallel (with the same frequency and non-overlapping ON-time).

The HRTIM is operating in continuous mode, and the PWM signals are defined as follows:

- HRTIM\_CHD1: set on TD Period, reset on TD CMP1
- HRTIM\_CHD2: set on TD CMP2, reset on TD period.

HRTIM\_CHD2 is generated as in Section 2.2, it is not represented in the following figures.

Two other compare events are used in this example to trigger the ADC.

CMP3 and CMP4 timings are calculated to be in the middle of the switch ON time, on HRTIM\_CHD1 and HRTIM\_CHD2. This makes possible to have an average voltage measurement and guarantees that the conversion is done away from the ringing and switching noise due to power switches.

Figure 7 shows the counter, the generated PWM output and a magnified view of the resulting output voltage ripple, together with the ADC sampling point for HRTIM\_CHD1 channel. Because of the high PWM frequency, the repetition counter is used to decrease the

number of interrupt service routines. In *Figure 7* the repetition autoreload rate is set to 1, so that the ISR rate is half the PWM frequency. In the example, the repetition rate is set to 127 to have a very low change rate.




Figure 7. VM buck waveforms, including ADC sampling and interrupts

*Figure 8* shows how the duty cycle is updated, once the duty cycle on HRTIM\_CHD1 has been completed in the interrupt routine. The timer is programmed to have a register update occurring on each repetition event.




Figure 8. PWM interrupts and register update

#### **Dual buck demonstration overview**

The duty cycle on HRTIM\_CHD1 is continuously varied in an interrupt service routine generated on repetition event, to mimic a real converter management. A low-pass filtered signal reflecting the PWM duty cycle can be monitored on STM32F334 discovery kit TP3 test point.

The duty cycle on HRTIM\_CHD2 is constant.

The ADC is configured to have conversions triggered in the middle of the ON time of each output. The two conversions are done with the same ADC injected trigger (this is possible because the two signals are not overlapping). The ADC is programmed in discontinuous injected mode (a conversion triggered on CMP3, another on CMP4).

The two conversions are done on the same input (PA4): HRTIM\_CHD1 low-pass filtered PWM can be connected to PA4 for monitoring ADC conversions with the debugger. For a real use case, it is easy to reprogram the ADC to have the conversions done on each buck output voltage.

The HRTIM\_FLT1 input is enabled on PA12 (active low) to demonstrate PWM shutdown (see *Section 4* for details). When the fault is triggered (PA12 input connected to GND), only the HRTIM\_CHD1 signal is stopped. The system can be rearmed by pressing the user button.

LEDs are indicating the following:

- blue: blinks during normal operation
- · red: blinks when FAULT is triggered
- orange: indicates the occurrence and duration of the PWM refresh ISR.

#### **Demonstration code**

The example code is provided in the HRTIM\_DualBuck example.

Refer to Section 16 for the target board and firmware access path.



## 4 Voltage mode buck converter with synchronous rectification and fault protection

This section focuses on:

- dead time
- digital FAULT protection
- burst mode controller.

This example presents a voltage mode buck converter where the freewheeling diode is replaced by a MOSFET for synchronous rectification purpose. It is thus possible to increase the converter efficiency by reducing the losses when the inductance is demagnetized into the output capacitor.

Figure 9 shows the power stage topology. It includes the output voltage reading and an overcurrent protection using the FAULT input, to have the converter shut down when the current exceeds a programmable threshold. For simplicity, the current sensor and the conditioning circuitry are not discussed here; the expected FAULT feedback on HRTIM\_FLT1 input is a digital signal (on PA12 input).




Figure 9. Voltage mode buck with synchronous rectification

The HRTIM is operating in continuous mode, and the PWMs signals are defined as follows:

- HRTIM CHA1: set on TA period, reset on TA CMP2
- HRTIM\_CHA2: complementary of HRTIM\_CHA1 with dead time generator (identical rising and falling edge dead times).

The converter is overcurrent protected with the HRTIM\_FLT1 digital input, low level sensitive. The HRTIM\_CHA1 and HRTIM\_CHA2 outputs are forced to the low level in case of HRTIM FLT1 event, by programming a positive output polarity and an inactive fault state.

4

AN4539 Rev 5 25/84

MS35624V2

Timer A counter

HRTIM\_CHA1 output

HRTIM\_CHA2 output

HRTIM\_FLT1 input

*Figure 10* shows the buck control waveforms on HRTIM\_CHA1 and HRTIM\_CHA2 outputs and includes the case where a fault occurs.

### Buck with synchronous rectification demonstration overview

The duty cycle on HRTIM\_CHA1 is continuously varied in an interrupt service routine generated on repetition event, to mimic a real converter management. The HRTIM\_FLT1 input is enabled on PA12 (active low) to demonstrate PWM shutdown (low level sensitive), for both HRTIM\_CHA1 and HRTIM\_CHA2.

When the fault is triggered (PA12 input connected to GND) HRTIM\_CHA1 and HRTIM\_CHA2 signals are shut down. The system can be rearmed by pressing the user button.

LEDs are indicating the following:

- blue: blinks during normal operation
- · red: blinks when FAULT is triggered
- orange: indicates the occurrence and duration of the PWM update ISR.

The ADC is configured to have conversions triggered in the middle of the converter ON time, on PA1 ( $V_{in}$ ) and PA3 ( $V_{out}$ ) inputs. To run the demo, the  $V_{out}$  input of the BUCK-BOOST converter must be connected to the 5V\_O supply. The resulting voltage is available on the  $V_{out}$  pin.

Note:

To have the Discovery kit BOOST stage bypassed, the PA11 pin must be forced to 1 (to have the T6 PMOS switched ON).

### **Demonstration code**

The example code is provided in the HRTIM BuckSyncRect example.

Refer to Section 16 for the target board and firmware access path.

47/

### 5 Non-inverting buck-boost converter

This section focuses on:

- 4-switch converter drive
- 0% and 100% PWM generation.

This example shows how to configure the HRTIM to drive a non-inverter buck-boost converter and switch on the fly from a step-down to a step-up mode. Although this configuration requires more switches than the conventional inverting buck-boost, it has the advantage of providing a ground-referred positive output voltage.

*Figure 11* shows the power stage topology, as implemented on the STM32F334 Discovery kit.




Figure 11. Non-inverting buck-boost converter


Figure 12 summarizes the three operating modes of the demonstration with simplified schematics (MOSFETs antiparallel diodes are not represented). The synchronous rectification schemes are applied for both buck and boost modes (the complementary MOSFETs are driven to reduce the conduction losses in their intrinsic diodes). A third mode "de-energizing" is necessary to avoid having current flowing back into the input source when the converter is switched from boost to buck mode: the MCU maintains this mode until the output capacitor is discharged below the input voltage.

The constant ON/OFF states are imposed by forcing either 0% or 100% PWM on the complementary outputs driving the half-bridges.

**577** 

AN4539 Rev 5 27/84

Figure 12. Buck-boost operating mode



The HRTIM is operating in continuous mode, and the PWMs signals are defined as follows:

- HRTIM\_CHA1: set on TA CMP1, reset on TA period
- HRTIM\_CHA2: complementary of HRTIM\_CHA1 with dead time generator (identical rising and falling edge dead times)
- HRTIM\_CHB1: set on TB CMP1, reset on TB period
- HRTIM\_CHB2: complementary of HRTIM\_CHB1 with dead time generator (identical rising and falling edge dead times).

The converter is protected with the HRTIM\_FLT1 digital input, low level sensitive. All outputs are forced to the low level in case of FAULT1 event, by programming a positive output polarity and an inactive fault state.

CMP1 Timer A CMP1 Timer B HRTIM CHA1 **Buck PMOS** HRTIM CHA2 **Buck NMOS** HRTIM CHB2 **Boost PMOS** HRTIM CHB1 Boost NMOS **Buck Boost** De-energize **Transient Transient PWM PWM** MS35618V2

*Figure 13* shows the buck-boost control waveforms on the four outputs for the three operating modes.

Figure 13. Buck-boost converter operating waveforms

The 0% and 100% duty cycle are obtained by programming compare register values to 0 or 100%, causing the two complementary outputs to be constantly ON/OFF:

- when the CMP1 value is equal to the PER value, the duty cycle is 100% (CMP1 set event wins over PER reset event: refer to the hardware priority scheme detailed in the reference manual: when two simultaneous events occur, the priority is the following: CMP4 → CMP3 → CMP2 → MP1 → PER)
- when the CMP1 value is above to the PER value, the duty cycle is 0% (no more set event generated).

#### **Buck-boost demonstration overview**

To run the demonstration, the  $V_{in}$  input pin of the buck-boost converter must be connected to the 5V\_O output pin of the STM32F334 Discovery kit supply. The resulting voltage is available on the  $V_{out}$  pin.

The demonstration starts in buck mode, and the duty cycle is slowly adjusted in the TIMA IRQ handler to have  $V_{out}$  continuously varying below  $V_{in}$  value. If the push-button is pressed and the voltage is below 5 V, the boost mode is enabled (the voltage check prevents exceeding the kit maximum output voltage). The voltage is increased above  $V_{in}$  with a fixed duty cycle. If the push-button is pressed again, the output capacitor is deenergized down to 4.5 V before reenabling the buck mode.

4

AN4539 Rev 5 29/84

The ADC is configured to have conversions triggered in the middle of the converter ON time, on PA1 (Vin) and PA3 ( $V_{out}$ ) inputs. The values are converted in mV in the main routine to have a direct voltage reading with the debugger (using a run-time refreshed watch) during the demonstration.

The HRTIM\_FLT1 input is enabled on PA12 (active low) to demonstrate PWM shutdown (low level sensitive), for all outputs. When the fault is triggered (PA12 input connected to GND), HRTIM\_CHA1, HRTIM\_CHA2, HRTIM\_CHB1 and HRTIM\_CHB2 signals are shut-down. The system can be rearmed by pressing the user button.


LEDs are indicating the following:

- green: blinks during BUCK operation
- · blue: blinks during BOOST operation
- · red: blinks when FAULT is triggered
- orange: indicates the occurrence and duration of the PWM update ISR.

#### **Demonstration code**

The example code is provided in the HRTIM\_BuckBoost example.

Refer to Section 16 for the target board and firmware access path.



### 6 Transition mode power factor controller

This section focuses on:

- external events conditioning and filtering
- timer counter reset
- · events blanking windows
- capture unit
- constant T<sub>on</sub> time converter.

This example presents a transition mode (also known as boundary conduction mode) power factor controller (PFC).

*Figure 14* shows the topology, similar to a boost converter. It features an output voltage reading and a demagnetization detection winding coupled with the main inductor for ZCD (zero-current detection).

V<sub>in</sub> ZCD

HRTIM\_CHD1

ADC

MS35626V2

Figure 14. Transition mode PFC

The basic operating principle is to build-up current into an inductor during a fixed  $T_{\text{on}}$  time.

This current decays during the  $T_{\rm off}$  time, and the period is restarted when it becomes null. This is detected using a ZCD circuitry, made with an auxiliary winding on the main inductor. With a constant  $T_{\rm on}$ , the peak current value in the inductor is directly proportional to the rectified AC input voltage, which provides power factor correction.

This converter is operating with a constant  $T_{on}$  and a variable frequency due to the  $T_{off}$  variation (depending on the input voltage). It must also include some features to operate when no zero-crossing is detected, or to limit  $T_{on}$  in case of overcurrent (OC). The OC feedback is usually conditioned with the built-in comparator and routed onto an external event channel.

Note: The operating principle below can also be applied to a constant off time converter.

4

AN4539 Rev 5 31/84

*Figure 15* and *Figure 16* show the waveforms during the various operating modes, with the following parameters defined:

- T<sub>on</sub> min: during this period, spurious overcurrents are discarded (typically these are freewheeling diode recovery currents). It is represented as OC blanking and programmed with CMP3.
- T<sub>on</sub> max: practically, the converter set-point, defined with CMP1.
- T<sub>off</sub> min: limits the frequency when the current limit is close to zero (demagnetization is very fast). It is defined with CMP2 in autodelayed mode.
- T<sub>off</sub> max: prevents the system to be stuck if no ZCD occurs. It is defined with CMP4 in autodelayed mode.




Figure 15. Transition mode PFC operation at Ton max and during overcurrent




Figure 16. Transition mode PFC operation at Toff max and Toff min

The HRTIM is operating in continuous mode, and the HRTIM\_CHD1 signal is defined as follows:

- set on (TD CMP4 or (ZCD<sub>latched</sub>.TDCMP2))
- reset on (TD CMP1 or (OC.TDCMP3)).

ZCD<sub>latched</sub>.TDCMP2 indicates that ZCD event is filtered by a blanking window starting from Timer D counter reset and finishing at TD CMP2 match. The ZCD event is latched: if it occurs during the blanking window, it is not discarded and is effective at the end of the blanking period. The ZCD signal is applied on the external event 4.

OC.TDCMP3 indicates that OC event is filtered by a blanking window starting from timer D counter reset and finishing at TD CMP3 match. The OC event is not latched: if it occurs during the blanking window is discarded. The OC signal is applied on the external event 3.

Both  $T_{\rm off}$  values (based on CMP2 and CMP4) are autodelayed: these timings must be relative to the output signal falling edge (occurring either on CMP1 match or OC event). CMP2 and CMP4 events are generated in autodelayed mode with CMP1 timeout, based on capture 1 and capture 2 events, respectively. The two capture units are triggered by the OC signal (EEV3).



AN4539 Rev 5 33/84

Timer D counter is reset either by the ZCD event or by CMP4 match (in timeout conditions).

The converter is protected with the HRTIM\_FLT1 digital input, low level sensitive. The HRTIM\_CHD1 output is forced to a low level in case of FAULT1 event, by programming a positive output polarity and an inactive fault state.

#### Transition mode PFC demonstration overview

To run the demonstration and test all operating modes, it is necessary to simulate the feedback two input signals with a function generator:

- overcurrent (OC, on EEV3/PB7)
- zero-crossing detection (ZCD, on EEV4/PB6).

The various operating modes can be tested as follows:

- if the OC signal is generated during the T<sub>on</sub> time, the pulse is shortened
- the ZCD signal is resetting the timer counter and causes the switching frequency to change accordingly.

The FAULT1 input is enabled on PA12 (active low) to demonstrate PWM shutdown (low level sensitive). When the fault is triggered (PA12 input connected to GND) HRTIM\_CHD1 signal is stopped. The system can be rearmed by pressing the user button.

LEDs are indicating the following:

- green: blinks during normal operation;
- orange: blinks when FAULT is triggered.

#### **Demonstration code**

The example code is provided in the HRTIM TM PFC example.

Refer to Section 16 for the target board and firmware access path.



### 7 Multiphase buck converter

This section focuses on:

- master timer
- cross timer reset
- multiple timer synchronization
- burst mode controller.

Multiphase techniques can be applied to multiple power conversion topologies (buck, boost). Their main benefits are:

- reduction of the current ripple on the input and output capacitors
- reduced EMI
- higher efficiency at light load by dynamically changing the number of phases (phase shedding).

A 5-phase interleaved buck driven by the HRTIM is shown in Figure 17.




Figure 17. 5-phase interleaved buck converter

The master timer handles the phase management: it defines the phase relationship between the individual buck converters by resetting the slave timers periodically. The relative phase-shift is 360° divided by the number of phases, 72° in this given example.

The master operates in continuous mode while the slave timers are in single-shot retriggerable mode. Slave timer counters are reset by master timer events (Timer A reset on master period, Timer B, C, and D reset, respectively, by Master compare 1, 2, 3).

57

AN4539 Rev 5 35/84

The duty cycle is programmed into each of the timers, independently from the phase shift, which can vary during operation. The output waveforms are defined as follows:

- HRTIM CHA2: set on master timer period, reset on TACMP1
- HRTIM CHB1 set on master timer MCMP1, reset on TBCMP1
- HRTIM CHC2 set on master timer MCMP2, reset on TCCMP1
- HRTIM CHD1 set on master timer MCMP3, reset on TDCMP1
- HRTIM CHD2 set on master timer MCMP4, reset on TDCMP2

The waveforms and main events (output set/reset and slave timer counter reset) are represented in *Figure 18*, where MCx stands for master timer CMPx and Cx stands for slave timer CMPx. The master timer manages both counter reset and output set with the same event. The duty cycle is programmed using compare events from the slave timers. This makes it possible to decouple the phase management for efficiency and EMI (reduction of the number of active phases, phase-shift variation, spread spectrum frequency dithering), from the duty cycle management for output voltage regulation.

Note:

The example given here is intended to be tested with the STM32F334 Discovery hardware, which imposes the output mapping and a few tricks. A regular implementation would use the following outputs: HRTIM\_CHA1, HRTIM\_CHB1, HRTIM\_CHC1, HRTIM\_CHD1, HRTIM\_CHE1, with the option for synchronous rectification on complementary outputs HRTIM\_CHA2, HRTIM\_CHB2, HRTIM\_CHC2, HRTIM\_CHD2, HRTIM\_CHE2.




Figure 18. 5-phase interleaved buck converter control waveforms

The master timer is updated on its repetition event (once every N PWM period, N from 1 to 256, to have the CPU load decoupled from the switching frequency). This update event triggers the transfer from preload to active registers, so that all modified values are taken into account simultaneously, without any risk of glitches.

The event is also propagated to all slave registers, so that the new operating set-points (phase-shift and duty-cycles) are synchronously updated for the full converter. This is achieved by setting the MPREPU bit in MCR register, and MSTU bit in TIMxCR registers (TIMx update is done on master update event).

The converter is controlled during run-time by a single interrupt service routine (master repetition event), so as to let the maximum time for the software before the next update takes place.

The multiphase converter gives the possibility to adjust the number of phases dynamically, depending on the output load, to reduce the losses and improve the efficiency. Once a phase is disabled, it is needed to adjust the phase-shift of the remaining phases. This is done by adjusting the four master timer compare registers. When a master compare value is set above the master timer period value, the slave timer is not retriggered (nor its output(s) set) and the corresponding phase is switched off, as shown in *Figure 19*.




Figure 19. Disabling a phase with the master timers

*Figure 20* represents the six possible phase arrangements, from 5- to 1-phase, followed by a burst mode for phase skipping.

4

AN4539 Rev 5 37/84




Figure 20. Low-load management with phase shedding and burst mode

The burst mode controller makes it possible to increase the efficiency during light load operation by periodically disabling the PWM outputs. This applies to both single and multiphase converters.

*Figure 21* shows the PWM waveforms for an RUN/IDLE ratio of 3/7. In this case, the burst mode is triggered by the master timer counter roll-over event and is operating continuously. It is terminated by software when full-load operation must be resumed.




Figure 21. Light load buck converter

The ADC triggers are generated by the spare TxCMPy compare events. In the example provided, the ADC is configured to have a conversion done in the middle of each phase ON time. Since all ADC trigger sources are phase-shifted, it is possible to have all of them combined into a single ADC trigger to save ADC resources (here a single ADC regular channel is sufficient for the full multiphase converter monitoring).

The ADC operates in discontinuous mode: the sequencer is scanned one conversion at a time, each trigger launching a unique conversion. The conversion result is stored in 5-location RAM table by the DMA controller, programmed in circular mode. It is also possible to have the RAM table increased (modulo 5) to store conversion history with any depth.

Note:

It is also possible to define a subsequence of several conversions per trigger (typically one voltage and one current), by programming the DISCNUM bitfield in the ADCx\_CFGR register.

The sampling strategy depends on the number of active phases: the ADC triggering points must be adapted, since some slave timers may be stopped. The proposed implementation allows to have dummy conversions generated so as to have the phase data reading in the very same RAM locations. *Table 6* indicates the active ADC triggers depending on the number of active phases.

	rabio or camping anggoro and recard in Patalon if its an table								
Trigger		5-phase	4-phase	3-phase	2-phase	1-phase			
1	Source								
	Result: Data[0]								
2	Source		TACMP3						
	Result: Data[1]		Dummy						
3	Source	TCCMP2			TBCMP3	TACMP4			
	Result: Data[2]	Phase3_value			Dummy				
4	Source	TDCMP3		TCCMP3	TBCMP4	TAPER			
	Result: Data[3]	Phase4	L_value	Dummy					
5	Source	TDCMP4			TDCMP3	MCMP4			
	Result: Data[4]	Phase5_value		Dun	nmy				

Table 6. Sampling triggers and results in Data[0..4] RAM table

A dummy trigger is still generated with the remaining timer resources when a phase is disabled. This makes it possible to have a given phase reading always located in the same place and avoids the need for reprogramming the ADC or the DMA controller during converter operation to change the sequencer or DMA table length.

Let us consider that the DMA is operating in circular mode and continuously fills the Data[0..4] RAM table with conversion results: *Table 6* shows that Phase 3\_value is always stored in Data[2] location. For 2- and 1-phase configurations, Data[2] location is filled with a dummy conversion result, using respectively TBCMP3 and TACMP4 triggers (Timer B is stopped in 1-phase configuration and cannot be used for triggers anymore).

The dummy sampling points (see *Figure 22*) are placed close to the end of the multiphase converter period, back-to-back, to let the maximum freedom for placing the relevant sampling point.

4

AN4539 Rev 5 39/84




Figure 22. Sampling point placement depending on the number of active phases

Although this example is limited to five sampling points, it is possible to have a higher number of sampling events, to convert other inputs. A second ADC instance can also be used to monitor the operation of one (or several) additional independent converter(s).

## 7.1 Debugging ADC operation

This section gives a trick to debug ADC operation and verify the sampling points placement. It basically consists of building a simple DAC with the converter PWM outputs, as shown in *Figure 23*. Since the ADC samples are placed in the middle of the converter  $T_{on}$  time, it is easy to verify simultaneously that:

- the sampling point happens during ON time (or it results in a null value)
- the RAM table is filled in the correct order: first phase sampling must return V<sub>DD</sub> / 2, second phase V<sub>DD</sub> / 3, and so on
- no sampling points are missed during phase-shedding: in case of missing sample, the phase data are rotating within the table.




Figure 23. Making sure ADC sampling points are correctly placed

*Table 7* gives the expected values for the different configurations. For burst mode, the configuration is similar to that for 1-phase.

Table 11 =Apostoa controllen recalle								
	Trigger	5-phase	4-phase	3-phase	2-phase	1-phase		
1	Result: Data[0]	V <sub>REF+</sub> / 2						
2	Result: Data[1]	V <sub>REF+</sub> / 3				0		
3	Result: Data[2]	V <sub>REF+</sub> / 5			(	)		
4	Result: Data[3]	V <sub>REF+</sub> / 9		9 0				
5	Result: Data[4]	V <sub>REF+</sub> / 17		(	)			

Table 7. Expected conversion results

Another way of monitoring the ADC operation, with higher precision, is to use the oscilloscope. As described in AN2834 *How to get the best ADC accuracy in STM32 microcontrollers*, the SAR ADCs provide a signature when the sampling phase starts, due to the sample and hold switch. This can be seen (provided the impedance of the analog signal sources is not very low) as small negative spikes, as in *Figure 24*.




Figure 24. ADC sampling (5-phase configuration)

577

AN4539 Rev 5 41/84

MS52048V2

Phase 1 (HRTIM\_CHA2)
Phase 3 (HRTIM\_CHC2)

ADC sampling on active phases

Two dummy ADC conversions

The dummy conversions are also visible, see the bottom trace in Figure 25.

#### Caution:

When using timer reset functions, the TIMxCR register holding the configuration must be updated before being active. Since the update source is the reset, the very first update must be forced by software before enabling the counters and starting converter operation. This is done using the TxSWU bits in TIMx registers.

#### Multiphase demonstration overview

The demonstration only allows the user to monitor the five HRTIM PWM channels, without any HW support (the active PWM outputs are either free or have no effect on the LED nor on the on-board buck-boost converter). The needed connections are:

- a test connection for FAULT input to tie PA12 to ground
- a test connection to monitor ADC operation.

The PWM signals are available on the following outputs:

- Phase 1: HRTIM\_CHA2 (PA9)
- Phase 2: HRTIM\_CHB1 (PA10)
- Phase 3: HRTIM CHC2 (PB13)
- Phase 4: HRTIM\_CHD1 (PB14)
- Phase 5: HRTIM CHD2 (PB15)

The demonstration starts in 5-phase mode. If the push-button is pressed, the demonstration mode changes so that all phase shedding options are scanned: from 5- to 1-phase, and finally burst mode, as in *Figure 20*.

The ADC is configured to have conversions triggered in the middle of the converter ON time of each of five phases, on PA2 input, for this example (usually a sequence of five conversions on five inputs).

47/

The FAULT1 input is enabled on PA12 (active low) to demonstrate PWM shutdown (low level sensitive), for all outputs. When the fault is triggered (PA12 input connected to GND) HRTIM\_CHA2, HRTIM\_CHB1, HRTIM\_CHC2, HRTIM\_CHD1 and HRTIM\_CHD2 signals are shut down. The system can be rearmed by pressing the user button.

LEDs are indicating the following:

- green LED5 blinking: 5-phase operation
- blue LED6 blinking: 4-phase operation
- green LED5 continuous: 3-phase operation
- blue LED6 continuous: 2-phase operation
- both blue and green LEDs continuous: 1-phase operation
- both blue and green LEDs blinking: Burst mode operation
- · red LED3: blinks when FAULT is triggered
- orange LED4: indicates the occurrence and duration of the PWM update ISR.

#### **Demonstration code**

The example code is provided is the HRTIM\_Multiphase example. The #define SNIPPET statement provides an alternative to the HAL-based demonstration, for size-constrained applications.

Refer to Section 16 for the target board and firmware access path.



AN4539 Rev 5 43/84

## 8 Cycle-by-cycle protection without deadtime insertion

This section focuses on:

- · deadtime management during overcurrent
- autodelayed mode for deadtime insertion.

An overcurrent-protected buck converter driven by the HRTIM is shown in Figure 26.

Current

HRTIM\_CHA1

HRTIM\_CHA2

Conditioning (comparator)

HRTIM\_EEV8 (optional)

MS52667V1

Figure 26. Current-mode buck converter

The high-side MOSFET driven by HRTIM\_CHA1 is the main power switch, controlling the output voltage with fixed PWM frequency and varying duty cycle. The low-side MOSFET controlled by HRTIM\_CHA2 performs the synchronous rectification. The two transistors are controlled with complementary PWM signals and deadtime insertion to avoid cross-conduction.

Deadtimes can be generated with the deadtime generation unit, as detailed in *Section 4*. This implies that the signals are always complementary, even in case of overcurrent protection resetting the high-side MOSFET command.

It can be necessary to have an alternative protection scheme where both MOSFETs are turned-off during the switching period, following an overcurrent protection. *Figure 27* shows the two different behaviors.




Figure 27. Overcurrent protection scheme

To implement a protection scheme without using the deadtime insertion unit the leading-edge deadtime is generated with the CMP1 (HRTIM\_CHA2 is reset on Timer A period and HRTIM\_CHA1 is set on Timer A CMP1). The trailing edge deadtime is generated using CMP2 autodelayed mode triggered on HRTIM\_EEV8 input, with timeout on CMP3, as follows:

- the CMP3 register defines the duty cycle on HRTIM\_CHA1 during regular operating conditions (no overcurrent)
- when there is no overcurrent, the autodelayed mode is triggered on CMP3 timeout, so that the HRTIM\_CHA2 output is set after a deadtime defined by the CMP2 register value
- in case of overcurrent, the autodelayed mode is triggered by the HRTIM\_EEV8 input
  and it issues a set request for the HRTIM\_CHA2 output after the deadtime defined by
  CMP2. To cancel out this set request, a simultaneous reset request is also issued,
  using the CMP4 register in autodelayed mode. The reset request has a higher priority
  compared to the set request, consequently the HRTIM\_CHA2 output stays low, as
  shown in Figure 28.




Figure 28. Overcurrent protection without deadtime

57

AN4539 Rev 5 45/84

The autodelayed CMP4 must be triggered by the same source as the autodelayed CMP2 (here HRTIM EEV8), with the same compare value. The timeout mode must be disabled: the CMP4 event is not generated when there is no overcurrent condition.

The autodelayed CMP2 is triggered by the capture 1 event, on HRTIM EEV8 rising and falling-edges, and the autodelayed CMP4 is triggered by the capture 2 event, also on HRTIM EEV8 rising and falling-edges.

Where the overcurrent pulse occurs before the turn-on of CMP1, the HRTIM EEV8 is latched and delayed up to CMP1 event, to make sure the overcurrent information is acknowledged and maintains both outputs at zero, even in case of early arrival.

This scheme is working for overcurrent pulses with short duration, within the switching period. This is usually the case in case of short-term overload.

For applications requiring PWM shut-down for a longer duration, across several PWM periods (multicycle overload), the proposed scheme must be completed by a second HRTIM EEVx input, here the HRTIM EEV5, connected in parallel with HRTIM EEV8.

The HRTIM EEV5 event is programmed to be active on level, so that the two outputs are maintained low as long as the overcurrent condition is present (see Figure 29). Figure 30 shows the waveforms when there is only the HRTIM EEV8 event active.





Figure 29. Multi-cycle overload protection with dual external events

Figure 30. Multi-cycle overload protection with a single external events



In summary, the output configuration (multicycle overload option between brackets) is:

- HRTIM CHA1 set: CMP1
- HRTIM CHA1 reset: CMP3 or HRTIM EEV8 edge (or HRTIM EEV5 active)
- HRTIM CHA2 set: CMP2 (autodelayed)
- HRTIM CHA2 reset: Timer A period or CMP4 autodelayed (or HRTIM EEV5 active)

#### Demonstration code

The example code is provided in the HRTIM CBC Deadtime example.

Refer to Section 16 for the target board and firmware access path.



## 9 Voltage mode LLC half bridge converter

This section focuses on:

- frequency modulation
- · dead time insertion
- half mode (50% duty cycle)
- timers synchronization
- ADC trigger
- digital FAULT protection.

The LLC converter is a popular choice for high-power applications due to its high efficiency, achieved through ZVS (zero voltage switching) and ZCS (zero current switching), low electromagnetic interference (EMI), and ability to operate at high frequencies.

As shown in *Figure 31*, an LLC converter is composed of four main blocks: power switches, resonant tank, transformer, and rectifier. The rectifier can be implemented using diodes, but it is often replaced by transistors to enhance the system overall efficiency. The control method uses frequency modulation instead of duty cycle modulation to regulate the output voltage. The output voltage is measured by the ADC to perform the regulation.




Figure 31. LLC converter

In the example provided with the software package, the HRTIM is programmed to control the primary and secondary power switch of the LLC converter as flow.

The HRTIM timers A and C operate in single-shot mode, and their counters reset based on the master timer period, which is configured to operate in continuous mode. The master timer, along with timers A and C, are updated on the repetition event of the master timer. This update event triggers the transfer from preload to active registers, so that all modified values are taken into account simultaneously, without any risk of glitches.

77

AN4539 Rev 5 47/84

The PWMs are defined as follows:

- Primary power switches
  - HRTIM\_CHA1 (Q1): set on TA period, reset on TA-CMP1. The value of CMP1 is automatically updated by hardware with the value of HRTIM\_PERxR / 2 when the HRTIM\_PERxR register is written to by the result of the output controller (such as PID). This mode is enabled by setting the HALF bit to 1 in the HRTIM\_TIMxCR register.
  - HRTIM\_CHA2 (Q2): complementary of HRTIM\_CHA1 with dead time generator.
- · Synchronous rectification switches
  - HRTIM\_CHC1 (Q3): set on TC-CMP1, reset on TC-CMP4 or TA-CMP2 if TC-CMP4 > resonant period / 2.
  - HRTIM\_CHC2 (Q4): set on TC-CMP2 configured in auto-delayed mode, reset on TC-CMP3 or TA-CMP3 if TC-CMP3 > resonant period.

**Turn-on**: in most applications, users introduce a turn-on delay for the synchronous rectification PWM relative to the primary side PWM. In this example, the turn-on of Q3 is controlled by TC-CMP1, which contains the delay value to insert between the primary and secondary sides during the first half period. For the second half period, the turn-on of Q4 is triggered by the TC-CMP2 event, which also contains the delay value to add between the primary and secondary sides.

TC-CMP2 is configured in auto-delayed mode based on a capture event triggered by the transition from on to off of the primary high-side switch Q1. Once this capture event occurs, the delay value programmed in TC-CMP2 is summed with the captured counter value in TC-CPT1, and the result updates the internal auto-delayed compare register 2, enabling the turn-on event of Q4 with the appropriate delay between the primary and secondary sides, without the need for software computation.

Note:

The turn-on event of the synchronous rectification can be calculated by software. In this case, TC-CMP2 should be configured in regular instead of auto-delayed mode, by setting the DELCMP2[1:0] bits in the HRTIM\_TIMxCR register to 00. Then, the value of TC-CMP2 must be recomputed within the ISR based on the output provided by the controller (such as PID) to achieve the desired turn-on event of the synchronous rectification. The same applies to Q3 if a variable delay is desired; TC-CMP1 should be recomputed. This implementation is appropriate to implement a variable delay between the primary and secondary sides. The disadvantage is that several lines of code are added to the interrupt routine. If the users only need a fixed delay or if this represents a timing constraint within the ISR, it is better to use the auto-delayed mode (as provided in this example) to achieve the turn-on with a fixed delay of the synchronous rectification relative to the primary side, fully managed by hardware without software intervention.

Note:

Another technique used to turn on the synchronous rectification (SR) is known as adaptive implementation. This is based on an external event provided by an analog circuit. This method is explained in AN5978 "Introduction to MB1971 LLC HAT 12 V to 7.5 V/1 A for F334 G474 Nucleo board".

**Turn-off**: the events of the synchronous rectification Q3 and Q4 are calculated by software based on the output value of the controller, which provides the new period value of the PWMs, representing the new operating frequency of the LLC converter.

5

- Fs ≥ Fr: TC-CMP4 and TC-CMP3 generate the turn-off events for Q3 and Q4, respectively. The values of these compare registers are calculated within the ISR to be ((Period / 2) delay) for TC-CMP4, and (Period delay) for TC-CMP3. The delay variable introduces a delay between the primary and secondary sides during the SR turn-off. The Period variable represents the new period value generated by the controller.
- Fs < Fr: the turn-off event of the synchronous rectification is limited to half the resonant period for both Q3 and Q4 (in this example, the resonant frequency is 200 kHz). This limitation can be managed by software by defining maximum values for the calculated values of TC-CMP3 and TC-CMP4 not to exceed half of the resonant period at the turn-off event of the synchronous rectification. However, this implementation adds several lines of code that are executed during each control loop period. Therefore, if there are timing constraints within the ISR, the maximum turn-off period event of the synchronous rectification can be simply defined by adding two compare registers that contain the maximum value, to ensure that the turn-off event of the synchronous rectification does not exceed half of the resonant period, as used in this example. These correspond to TA-CMP2 and TA-CMP3 for Q3 and Q4, respectively.

Figure 32 shows the LLC control waveforms on the HRTIM\_CHA1, HRTIM\_CHA2, HRTIM\_CHC1, and HRTIM\_CHC2 outputs, with a variable frequency and a fixed duty cycle in the primary switches.



AN4539 Rev 5 49/84




Figure 32. Voltage mode LLC converter operating waveforms

TA-CMP4 event is used to trigger the ADC sampling of Vout. Once the sampling and conversion are complete, the ADC triggers an interrupt service routine to process the controller and update the HRTIM period registers. In this case, it is necessary to consider that the control loop operates at a variable frequency. However, in most application it is preferable to process the control loop at a fixed frequency. For this purpose, Timer E is configured to operate in continuous mode, and an interrupt is triggered at each period.

Timer E RST RST ISR .

Figure 33. Fixed frequency ISR to process the control loop

## 9.1 LLC demonstration overview

The demonstration allows users to observe four PWM channels that control the primary and secondary switches of a half bridge LLC converter, as shown in *Figure 31*, using the STM32G474 microcontroller.

The PWM signals are available on the following outputs:

- Q1: HRTIM\_CHA1 (PA8)
- Q2: HRTIM\_CHA2 (PA9)
- Q3: HRTIM\_CHC1 (PB12)
- Q4: HRTIM\_CHC2 (PB13)

The PWMs frequencies are continuously varied, ranging from 130 to 300 kHz.

The period registers of Master timer, Timers A and C, and compare registers for the synchronous rectification are updated within the ISR triggered by the end of the ADC conversion. The controller (PID) can be placed in the ADC ISR, in which case the control loop operates at a variable frequency. However, if the controller is placed in the ISR generated by Timer E, the control loop operates at a fixed frequency of 60 kHz in this example, and the HRTIM period registers could be updated within this ISR.

The ADC is configured in injected mode to measure the output voltage of the LLC converter. The conversion is triggered by TA-CMP4 after the beginning of the switching period to avoid switching noise corrupting the sample. Alternatively, we can sample in the middle of the high-side switch (Q1) ON time to get the peak value of the output voltage. In this case, the value of TA-CMP4 that triggers the ADC sample must be calculated as the period value provided by the controller divided by four for each control loop period.

To ensure that the PWMs enter a safe state in case of overcurrent or overvoltage, two fault events are configured in the HRTIM. The first fault event, HRTIM\_FLT2, is triggered by the output of COMP4 with a threshold set by DAC. The second fault event, HRTIM\_FLT1, is enabled on PA12 (active low) to demonstrate PWM shutdown. When a fault is triggered (for example, by connecting PA12 input to GND), the PWMs HRTIM\_CHA1, HRTIM\_CHA2, HRTIM\_CHC1, and HRTIM\_CHC2 are stopped. The system can be rearmed by pressing the reset button on the Nucleo board.

PC8 pin is configured to measure the duration of the ADC/TimerE ISR.

#### 9.2 Demonstration code

The example code is provided in the HRTIM\_LLC example.

Refer to Section 16 for the target board and firmware access path.

AN4539 Rev 5 51/84

CLLC converter AN4539

## 10 CLLC converter

This section focuses on:

- Master timer sync slave timers
- Output set/reset from timer itself or other timer event
- · Frequency modulation
- Half mode (50% duty cycle)
- Phase shifts control
- Register update triggered by timer counter reset event
- Dead time insertion

Bidirectional DC/DC (BDC) converters play an important role in electric vehicles OBC application. Serial resonant converter topology CLLC is widely used, as it can achieve zero voltage switching (ZVS) and zero current switching (ZCS). The converter, controlled by pulse frequency modulation (PFM), has the drawback of a narrow voltage gain range. To overcome this limitation, a hybrid control of PFM and phase shift is employed.

Φ2\_ext TB2 TC1 TA1 Power (Q1) (Q3)(Q5 (Q7 Φ1\_inte TA2 TB1 TC2 T<u>D1</u>  $(\overline{Q4})$ (Q6)(Q8) MS56882V1

Figure 34. CLLC converter

The control technique includes several key requirements.

- Pulse frequency modulation (PFM) is applied to all PWM signals controlling the power switches, with a 50% duty cycle, and dead time inserted between the high and low side switches of each half-bridge (Q1 and Q2, Q3 and Q4, Q5 and Q6, Q7 and Q8).
- The internal phase shifts  $\phi_{1\_inter}$  (for Q1 and Q4) and  $\phi_{3\_inter}$  (for Q5 and Q8) are fixed under the current power transfer direction, and used to optimize current shape and reduce switch stress.
- The external phase shift  $\phi_{2\_ext}$  between Q1 and Q5 requires bidirectional configuration to manage power direction. For instance, in battery charging mode,  $\phi_{2\_ext}$  ranges from 0 to 90 degrees with Q5 lagging Q1, whereas in battery discharging mode, it ranges from -90 to 0 degrees with Q1 lagging Q5. The phase shift angle is defined as 360 / Ts \* (PWM rising edge delay).

AN4539 CLLC converter

The master and slave HRTIMERs operate in continuous mode and the counter reset of Master, Timer A, B, C, D is reset on, respectively, master timer period, master timer CMP1, timer A CMP2, master timer CMP3, Timer C CMP4. The registers of each timer are updated on their counter reset event, and the PWM channels are defined as follows:

- HRTIM\_CHA1: set on master timer CMP1and reset on timer A CMP1
- HRTIM\_CHA2: complementary to HRTIM\_CHA1 with a hardware dead time inserted
- HRTIM\_CHB1: set on Timer A CMP2 and reset on timer B CMP1
- HRTIM\_CHB2: complementary to HRTIM\_CHB1 with a hardware dead time inserted
- HRTIM\_CHC1: set on master timer CMP3 and reset on timer C CMP1
- HRTIM\_CHC2: complementary to HRTIM\_CHC1 with a hardware dead time inserted
- HRTIM\_CHD1: set on Timer C CMP4 and reset on timer D CMP1
- HRTIM\_CHD2: complementary to HRTIM\_CHD1 with a hardware dead time inserted

AN4539 Rev 5 53/84

CLLC converter AN4539




Figure 35. CLLC operating waveforms

- The relative values of Master CMP1 and CMP3 control phase shift direction. If power direction changes, swapping CMP1 and CMP3 values can change the power flow direction.
  - Master.CMP3 > Master.CMP1,  $\phi_{2\_ext}$  > 0, Q5 lagging Q1
  - Master.CMP3 < Master.CMP1, φ<sub>2 ext</sub> < 0, Q1 lagging Q5</li>
- TimerA.CMP2 reset Timer B counter to control φ1 inter = TimerA.CMP2
- TimerC.CMP4 reset Timer D counter to control  $\phi_3$  inter = TimerC.CMP4
- Two ADCs are configured in injected mode to measure input and output voltages, and current. The conversion process for both ADCs begins with the Master CMP2 event, and an ISR is generated at the end of the sequence conversion.

Note: In most applications, it is preferable to run the control loop at a fixed frequency. For this purpose, Timer E (not shown in the figure) is configured to operate in continuous mode, triggering an interrupt at each period to process the control loop (65 kHz in this example).

AN4539 CLLC converter

## 10.1 CLLC demonstration overview

The demonstration allows the user to monitor eight PWM channels that control the power switches of a CLLC converter with the STM32G474 MCU.

The PWM signals are available on the following outputs:

- Q1: HRTIM\_CHA1 (PA8)
- Q2: HRTIM\_CHA2 (PA9)
- Q3: HRTIM CHB2 (PA11)
- Q4: HRTIM\_CHB1 (PA10)
- Q5: HRTIM\_CHC1 (PB12)
- Q6: HRTIM\_CHC2 (PB13)
- Q7: HRTIM\_CHD2 (PB15)
- Q8: HRTIM CHD1 (PB14)

A state machine within the while loop displays each case, starting with the charging mode where the phase angle varies from 0 to 90 degrees. Next, the discharging mode is initiated, varying the phase angle from -90 to 0 degrees. Finally, the operating frequency is varied while maintaining a 50% duty cycle, starting from 200 kHz, decreasing to 100 kHz. A 10 s delay is introduced between each case.

Users can adjust the internal phase angle by modifying Compare 2 and Compare 4 value of Timers A and C.

Two ADCs are configured in injected mode to measure the input and output voltage and current. An ISR is triggered at the end of the conversion sequence of each ADC. The HRTIM is configured to trigger the ADCs on master timer compare 2 (the ADCs could also be triggered by slave timers with different events).

The controller (PID) can be placed in the Timer E ISR triggered by the repetition counter event. In this case, the control loop operates at a fixed frequency, 65 kHz in this example, and the HRTIM registers can be updated within this ISR.

#### 10.2 Demonstration code

The example code is provided in the HRTIM\_CLLC example.

Refer to Section 16 for the target board and firmware access path.

55/84

Dual active bridge AN4539

## 11 Dual active bridge

This section focuses on:

- master timer sync slave timer
- output set/reset from timer itself or other timer event
- · register update triggered by timer itself reset event
- phase shifts control
- half mode (50% duty cycle).

A dual active bridge (DAB) is a bidirectional DC-DC converter with identical primary and secondary side full-bridges. The two legs of both full-bridges are driven with complimentary 50% duty cycle PWM. The direction of power flow within the DAB is controlled by adjusting the phase shift between Q1 and Q5.

Φ2\_ext TA1 TB2 Power TC1 TD2  $(\overline{Q1})$ (Q3) (Q5 =V2 V1: Φ1\_inte TB1 TA2 TD1 TC2  $(\overline{Q2})$  $(\overline{Q4})$ (Q6) (Q8) MS56884V1

Figure 36. DAB converter

The DAB usually operates at a fixed switching frequency, which simplifies system design and optimizes conversion performance. Power regulation is achieved through phase modulation between the switching signals of the two H-bridges, allowing for efficient and bidirectional energy conversion.

The control system directs power between the two DC buses in such a way that the leading bridge delivers power to the lagging bridge. For example, if switch Q5 lags behind switch Q1 by a phase shift of  $\phi_{2\_ext}$  =  $D\phi_{2\_ext}$  \* Ts / 2, power flows from voltage source V1 to voltage source V2, with 0 <  $D\phi_{2\_ext}$  < 0.5 during the current power transfer direction.

Internal phase shift  $\phi1_{inter}$  for Q1 and Q4, typically has a 180° phase shift. It can be adjusted by a value of  $\phi_{1_{inter}} = D\phi_{1_{inter}} * Ts / 2$  to optimize the current shape and minimize switch stress on the switches. Typically,  $0 < D\phi_{1_{inter}} < 0.5$ .


Each switch is turned ON with a 50% duty cycle of its respective switching period at steady state. The high and low side switches operate as complementary PWM pairs, requiring a dead-time interval to ensure safe operation.

4

AN4539 Dual active bridge

The master and slave HRTIMERs operate in continuous mode and the counter reset of master, Timer A,B,C,D reset on, master timer period, master timer CMP3, master timer CMP2, master timer CMP1 and master timer CMP1 (resp), and the PWM channels are defined as follows:

- HRTIM\_CHA1: set on master timer CMP3 and reset on timer A CMP1
- HRTIM\_CHA2: complementary to HRTIM\_CHA1 with a hardware dead time inserted
- HRTIM CHB1: set on master timer CMP2 and reset on timer B CMP1
- HRTIM\_CHB2: complementary to HRTIM\_CHB1 with a hardware dead time inserted
- HRTIM\_CHC1: set on master timer CMP1 and reset on timer C CMP1
- HRTIM\_CHC2: complementary to HRTIM\_CHC1 with a hardware dead time inserted
- HRTIM CHD1: set on master timer CMP1 and reset on timer C CMP1
- HRTIM\_CHD2: complementary to HRTIM\_CHD1 with a hardware dead time inserted



4

Dual active bridge AN4539

The relative values of Master CMP1 and CMP3 control the phase shift direction, if power direction changes, swap these values to change the power flow direction.

- Master.CMP1 > Master.CMP3, 0 < φ2\_ext < 0.5 \* Ts / 2, Q5 lagging Q1</li>
- Master.CMP1 < Master.CMP3, -0.5 \* Ts / 2 < φ2 ext < 0, Q1 lagging Q5</li>
- CMP2 reset timer B to control  $\phi_1$  inter

The registers of each timer are updated on their counter reset event.

Two ADCs are configured in injected mode to measure input and output voltage as well as current. The conversion process for both ADCs begins with the Master CMP4 event, and an ISR is generated at the end of the sequence conversion.

## 11.1 DAB demonstration overview

The demonstration allows the user to monitor eight PWM channels that control the power switches of a DAB converter with the STM32G474 MCU.

The PWM signals are available on the following outputs:

- Q1: HRTIM CHA1 (PA8)
- Q2: HRTIM\_CHA2 (PA9)
- Q3: HRTIM\_CHB2 (PA11)
- Q4: HRTIM\_CHB1 (PA10)
- Q5: HRTIM\_CHC1 (PB12)
- Q6: HRTIM\_CHC2 (PB13)
- Q7: HRTIM\_CHD2 (PB15)
- Q8: HRTIM CHD1 (PB14)

Within the while loop, a state machine displays each case, starting with the V2 charging mode. In this mode, power flows from V1 to V2, and the external phase varies from 0 to 0.5 \* Ts / 2 (corresponding to  $[0^\circ, 90^\circ]$ ). Following this, the V1 charging mode is initiated, where power flows from V2 to V1 by varying the external phase from -0.5 \* Ts / 2 to 0 (corresponding to  $[-90^\circ, 0^\circ]$ ). The PWM operates at a fixed frequency of 200 kHz with a constant duty cycle of 50%. A 10 s delay is introduced between each case.

Users can adjust the internal phase angle by modifying Compare 2 of Master timer.

Two ADCs are configured in injected mode to measure the input and output voltage and current. An ISR is triggered at the end of the conversion sequence of each ADC. The HRTIM is configured to trigger the ADCs on master timer compare 4 (the ADCs can also be triggered by slave timers with different events).

The controller (PID) can be placed into the ADCs ISR, which is triggered each switching period at a frequency of 200 kHz, and the HRTIM registers can be updated within this ISR. The ISR can also be triggered by an HRTIM event.

## 11.2 Demonstration code

The example code is provided in the HRTIM\_DAB example.

Refer to Section 16 for the target board and firmware access path.

## 12 Three-phase PWM rectifier

This section focuses on:

- Timer up-down counter mode (center align PWM)
- Multi timer synchronization
- ADC trigger by timer
- Hardware fault event

A three-phase PWM rectifier is an AC to DC power converter that employs forced commutated power switches. This design enables precise control of the output voltage and enhances the power factor by ensuring that the switches track the input voltage waveform, thereby reducing total harmonic distortion (THD).

TB1  $(\overline{Q3})$ VA ര **VB** ΙB Vbus **ര** VC IC 0 TB2 TC2 (Q2) (Q4) (Q6) MS56886V1

Figure 38. Three-phase PWM rectifier converter

The rectifier operates at a fixed switching frequency. Control is achieved by adjusting the duty cycle of the PWM signals, ensuring that the current waveform closely follows the sinusoidal shape of the rectified input voltage to enhance power factor correction and allow precise regulation of the output voltage. The insertion of a deadtime between complementary PWM signals prevents simultaneous conduction of power switches, thereby protecting the devices and improving overall reliability.

The master and slave HRTIMERs operate in continuous mode, with the master timer counter resetting the counters of Timers A, B, and C at each master timer period. The slave timers are set to operate in up-down counting mode.

The PWM channels are configured as follows:

- HRTIM CHA1: set on timer A CMP1
- HRTIM\_CHA2: complementary to HRTIM\_CHA1 with a hardware dead time inserted
- HRTIM CHB1: set on timer B CMP1
- HRTIM\_CHB2: complementary to HRTIM\_CHB1 with a hardware dead time inserted
- HRTIM\_CHC1: set on timer C CMP1
- HRTIM\_CHC2: complementary to HRTIM\_CHC1 with a hardware dead time inserted

4

AN4539 Rev 5 59/84




Figure 39. Waveform sequence for a three-phase PFC

For each timer, four fault events are configured to set all PWM outputs to a safe state when a fault occurs (such as overcurrent or overvoltage detection).

Three ADCs are triggered by the same event to enable simultaneous sampling of voltage and current. The ADCs are configured in injected mode, and the trigger is set at the master timer period, which is at the midpoint of the low-side ON time to avoid sampling switching edge noise. An ISR is triggered at the end of the ADC2 conversion sequence to process the control loop (PID). The control loop can also be executed within the ISR, triggered by the master timer's repetition event.

## 12.1 Demonstration overview

The demonstration allows the user to monitor six PWM channels that control the power switches of a 3-phase rectifier converter with the STM32G474 MCU.

The PWM signals are available on the following outputs:

- Q1: HRTIM\_CHA1 (PA8)
- Q2: HRTIM\_CHA2 (PA9)
- Q3: HRTIM\_CHB1 (PA10)
- Q4: HRTIM\_CHB2 (PA11)
- Q5: HRTIM\_CHC1 (PB12)
- Q6: HRTIM\_CHC2 (PB13)

The PWMs generated by the HRTIM operates at a fixed frequency of 200 kHz. The duty cycle is updated within the ISR based on the output of the controller (for example, PID).

Three ADCs are set up in injected mode to measure input and output voltage and current. An ISR is triggered at the end of the ADC2 conversion sequence. The HRTIM is configured to trigger the ADCs on the master timer period, it can also be triggered by master timer CMP4.

The controller can be placed into the ADC ISR, triggered each switching period at a frequency of 200 kHz, and the HRTIM registers can be updated within this ISR. It can also be placed into the ISR triggered by the repetition event of the master timer.

Four fault events are configured. Two are triggered by the output of COMP3 and COMP6, corresponding to, respectively, FLT5 and FLT3. The other fault events are enabled on PA12 and PA15 to trigger, respectively, FLT1 and FLT2 (active low) to demonstrate PWMs shutdown. When one of the faults is triggered (for example, PA12 or PA15 input connected to GND), the HRTIM\_CHA1/2, HRTIM\_CHB1/2, HRTIM\_CHC1, and HRTIM\_CHC2 signals are stopped. The system can be re-armed by pressing the reset button on the Nucleo board.

## 12.2 Demonstration code

The example code is provided in the HRTIM 3 phase rectifier example.

Refer to Section 16 for the target board and firmware access path.

4

AN4539 Rev 5 61/84

# 13 Hard switching full bridge: peak current mode control

This section focuses on:

- master timer sync slave timer
- output set/reset from timer itself or external event (COMP output)
- · sawtooth reference generation using DAC
- · external event blanking mode
- hardware relevance between HRTIM, COMP, DAC
- dead time insertion.

The HSFB (hard switching full bridge) converter is a commonly used topology that offers isolation in addition to stepping down high voltage to a low voltage battery.




Figure 40. Hard switching full bridge converter

The HSFB operates at a fixed frequency with pulse width modulation. In peak current mode control, the duty cycles of Q1 and Q2 are determined by an event generated by a comparator, which occurs when the inductor peak current matches a reference set by a digital-to-analog converter (DAC) during the positive and negative half cycles.




Figure 41. Peak current-mode control

The master and slave HRTIMERs operate in continuous mode. The master timer period resets the counters of Timers A, B, C, and E. Additionally, the master timer CMP1 resets Timers C and E, ensuring their frequency is twice that of Timers A and B. The PWM channels are configured as follows:

- HRTIM\_CHA1: set on the master timer period and reset on Timer C EEV or Timer A CMP1 if the external event does not occur.
- HRTIM\_CHA2: complementary to HRTIM\_CHA1 with an inserted hardware dead time.
- HRTIM\_CHB1: set on Timer B CMP1 and reset on Timer E EEV or the master timer period if the event does not occur.
- HRTIM\_CHB2: complementary to HRTIM\_CHB1 with an inserted hardware dead time.

A blanking period is defined from the counter reset of timers C and E to the CMP1 of each timer, to prevent event trips due to switching noise at the beginning of the positive and negative half cycles.






Figure 42. HSFB operating waveforms

To suppress subharmonic oscillation, slope compensation is added to the reference current and Compare 2 of Timer E is used to trigger steps of the DAC, and the reset event of Timer E triggers the reset event of the DAC, as shown in *Figure 43*.




Figure 43. Dual trigger DAC

## 13.1 HSFB demonstration overview

The demonstration allows the user to monitor four PWM channels that control power switches of an HSFB converter with the STM32G474 MCU.

The PWM signals are available on the following outputs:

- Q1: HRTIM\_CHA1 (PA8)
- Q2: HRTIM CHB1 (PA10)
- Q3: HRTIM\_CHB2 (PA11)
- Q4: HRTIM CHA2 (PA9)

The PWMs generated by the HRTIM operates at a fixed frequency of 100 kHz, where the duty cycle is modulated by an external event that triggers the reset of the PWM output TA1/TB1.

The HRTIM is configured to trigger the ADC1 on Timer E CMP3. ADC1 operates in injected mode to measure the input and output voltage and current. An interrupt service routine (ISR) is initiated at the end of the ADC1 conversion sequence. Within this ISR, a dedicated section integrates the control loop (PID) to update the reference current every half period.

To run the demonstration and test all operating modes, a function generator is required to produce a pulse with an amplitude greater than 2.3 V (the reference current defined by DAC3). This generator must be connected to the positive input (PB1) of the comparator to emulate the behavior of a peak current. When the pulse reaches the reference level defined by DAC3, an external event occurs, resetting the high-side switch PWM while considering the blanking period at the beginning of the switching period.

An operational amplifier (opamp6) is configured in follower mode to observe the output of the DAC3 with slope compensation, which represents the reference current. This can be observed on the PB11 pinout.



## 13.2 Demonstration code

The example code is provided in the HRTIM\_ HSFB example.

Refer to Section 16 for the target board and firmware access path.

## 14 Bridgeless totem pole PFC

This section focuses on:

- timer up-down counting mode
- complementary PWM
- · dead time insertion
- ADC trigger
- ISR trigger
- external events

The totem pole PFC converter is a popular AC-DC converter that enhances the power factor of the AC input current. It offers higher efficiency and power density compared to traditional PFC topologies.

The fundamental principle is the same of the conventional PFC topology, which aims to align input current and voltage to achieve a power factor of one.

The process involves two legs: the high frequency leg (Q1 and Q2) to charge and discharge energy stored in the inductor, low frequency leg (Q3 and Q4) that rectifies the input voltage.




Figure 44. TTPFC converter

The operating principle can be divided into two sequences, according to the AC polarity.

During the positive AC cycle, Q4 conducts, and Q2 acts as the main switch that magnetizes the inductor. When Q2 is turned on, the PFC choke current rises. When Q2 is turned off and Q1 turns on after a dead time, energy is transferred from the PFC choke to the output capacitor. During the negative AC cycle, Q3 conducts, and Q1 acts as the main switch that magnetizes the inductor.

47/

AN4539 Rev 5 67/84

In the example provided with the software package, the HRTIM is configured to control both the high and low frequency legs. The power switches are controlled as follows.

The HRTIM timers A and B operate in single-shot mode with up-down counting. Their counters are reset based on the master timer period, configured to operate in continuous mode. The master timer, along with timers A and B, is updated on the repetition event of the master timer. This update event triggers the transfer from preload to active registers, ensuring that all modified values are taken into account simultaneously, without any risk of glitches.

#### High frequency leg

The PWMs are defined as follows:

- HRTIM CHA1 (Q1): Set on TA period, reset on TA CMP1.
- HRTIM CHA2 (Q2): Complementary of HRTIM CHA1 with dead time generator.




Figure 45. HF LEG operating waveforms, including ADC sampling and interrupts

The period event triggers ADC sampling to measure the inductor current at the midpoint of the pulse, to obtain an approximate average current value. Once the sampling and conversion are complete, the ADC triggers an interrupt service routine to process the current control loop (fast loop) and update TA CMP1 with the new duty cycle value provided by the controller (PID). The current control loop can also be processed within the ISR triggered by TA\_CMP2 events.

In this example, the input and output voltage measurements are also triggered by the same period event.

A repetition counter is configured to generate a low frequency ISR to process the voltage control loop (slow loop). In this example, the repetition rate is set to 9, making the ISR frequency ten times lower than the operating frequency (65 kHz in this example).

## Low frequency leg

The control of the low frequency switches is defined by the polarity of the AC input signal.

The PWMs are defined as follows:

- AC positive cycle:
  - HRTIM\_CHC1 (Q3): output polarity is active low
  - HRTIM\_CHC1 (Q4): output polarity is active high
- AC negative cycle:
  - HRTIM\_CHC1 (Q3): output polarity is active high
  - HRTIM\_CHC1 (Q4): output polarity is active low

To avoid current spikes, a dead time should be inserted around the zero crossing between the high (Q3) and low (Q4) sides. During the dead time, all switches are off. The events to turn on and off the power MOSFETs must occur before and after the AC zero crossing. To achieve this synchronization with the AC line input, two comparators are used to generate an external event to turn the switches on or off at the right moment with the appropriate polarity. The dead time is defined by a hysteresis around the zero crossing, and two DACs connected to the comparators inputs are used to define the upper and lower thresholds of this hysteresis.




Figure 46. LF LEG operating waveforms

Another commonly used technique to synchronize the rectification switch (LF LEG) with the AC line input involves software computation using a PLL. This method is described in AN6096 "Introduction to low-voltage totem pole power factor correction on STM32 MCUs using X-CUBE-DPOWER".

AN4539 Rev 5 69/84

## 14.1 TTPFC demonstration overview

The demonstration allows users to observe four PWM channels that control the high and low frequency legs, as shown in *Figure 44*, using the STM32G474 microcontroller. The PWM signals are available on the following outputs:

- Q1: HRTIM\_CHA1 (PA8)
- Q2: HRTIM CHA2 (PA9)
- Q3: HRTIM\_CHB1 (PA10)
- Q4: HRTIM\_CHB2 (PA11)

To run the demonstration, it is necessary to generate a sine wave signal ranging from 1 to 2.2 V with a 1.6 V offset and 50 Hz frequency using a function generator to emulate the AC line input. This sine wave must be connected to PA6, PA7, and PB1 pins of the MCU.

The PWMs of the high-frequency leg are running at 65 kHz, and the compare register that defines the duty cycle of the main switch is updated by the output of the current loop controller within the ISR according to the AC input polarity. The controller (PID) of the current loop should be placed into the ADC ISR, triggered at each PWM period (65 kHz).

The HRTIM is configured to trigger ADC conversions in the middle of the pulse to measure the average input current value. Also, the input voltage and output voltage measurements are performed with the same event. The ADCs are programmed in injected mode.

The low-frequency leg is synchronized with the AC line input voltage to switch at 50 Hz, with dead time inserted around the 0 crossing. This is done within Timer B ISR, which is triggered by an external event generated by comparators at each crossing with the defined thresholds around 0 crossing.

The voltage loop controller (PID) can be implemented in the Timer A ISR, which is triggered by the repetition event at a frequency of 6.5 kHz.

## 14.2 Demonstration code

The example code is provided in the HRTIM TTPFC example.

Refer to Section 16 for the target board and firmware access path.



AN4539 Other examples

# 15 Other examples

The cookbook will be extended gradually, for new examples visit the STM32 product pages on <a href="https://www.st.com">www.st.com</a>.

## 16 Where to find software examples?

This section summarizes on which boards the examples are running, and where to find them in the latest CubeFW Expansion Packages.

An icon in *Table 8* indicates if the project can be regenerated using STM32CubeMX. If so, the corresponding ioc file is available at the same firmware location.

Table 8. Summary of examples

Example	Board (compatible board)	Firmware location	STM32 CubeMX
	32F3348DISCOVERY	STM32Cube_FW_F3_V1.10.0\Projects\ STM32F3348-Discovery\Examples\ HRTIM\HRTIM_BasicPWM	-
	(NUCLEO-F334R8)	STM32Cube_FW_F3_V1.10.0\Projects\ STM32F3348-Discovery\Examples\ HRTIM\HRTIM_Snippets	-
HRTIM basic operating principles	NUCLEO-G474RE	STM32Cube_FW_G4_Vx.y.z\Projects\ NUCLEO-G474RE\Examples_LL\HRTIM\ HRTIM_Basic_Single_PWM HRTIM_Basic_PWM_Master HRTIM_Basic_Multiple_PWM HRTIM_Basic_Arbitrary_Waveform	MX
	NOCLEO-G474NE	STM32Cube_FW_G4_Vx.y.z\Projects\ NUCLEO-G474RE\Examples\HRTIM\ HRTIM_Basic_Single_PWM HRTIM_Basic_PWM_Master HRTIM_Basic_Multiple_PWM HRTIM_Basic_Arbitrary_Waveform	MX
Voltage mode dual	32F3348DISCOVERY (NUCLEO-F334R8)	STM32Cube_FW_F3_Vx.y.z\Projects\ STM32F3348-Discovery\Examples\ HRTIM\HRTIM_DualBuck	-
buck converter	B-G474E-DPOW1 (NUCLEO-G474RE)	STM32Cube_FW_G4_Vx.y.z\Projects\ B-G474E-DPOW1\Examples_MIX\ HRTIM\HRTIM_Dual_Buck	MX
Voltage mode buck converter with synchronous	32F3348DISCOVERY	STM32Cube_FW_F3_Vx.y.z\Projects\ STM32F3348-Discovery\Examples\ HRTIM\HRTIM_BuckSyncRect	-
rectification and fault protection	B-G474E-DPOW1	STM32Cube_FW_G4_Vx.y.z\Projects\ B-G474E-DPOW1\Examples_MIX\ HRTIM\HRTIM_Buck_Sync_Rect	MX

Table 8. Summary of examples (continued)

Table 8. Summary of examples (continued)										
Example	Board (compatible board)	Firmware location	STM32 CubeMX							
	32F3348DISCOVERY	STM32Cube_FW_F3_Vx.y.z\Projects\ STM32F3348-Discovery\Examples\ HRTIM\HRTIM_BuckBoost	-							
Non-inverting buck- boost converter	321 3340DI3COVEIXI	STM32Cube_FW_F3_Vx.y.z\Projects\ STM32F3348-Discovery\Examples_LL\ HRTIM\HRTIM_BuckBoost	-							
	B-G474E-DPOW1	STM32Cube_FW_G4_Vx.y.z\Projects\ B-G474E-DPOW1\Examples_MIX\ HRTIM\HRTIM_Buck_Boost	MX							
Transition mode power factor controller	32F3348DISCOVERY (NUCLEO-F334R8)	STM32Cube_FW_F3_Vx.y.z\Projects\ STM32F3348-Discovery\Examples\ HRTIM\HRTIM_TM_PFC	-							
Multiphase buck converter	32F3348DISCOVERY (NUCLEO-F334R8)	STM32Cube_FW_F3_Vx.y.z\Projects\ STM32F3348-Discovery\Examples\ HRTIM\HRTIM_Multiphase	-							
Cycle-by-cycle protection without deadtime insertion	NUCLEO-G474RE	STM32Cube_FW_G4_Vx.y.z\Projects\ NUCLEO-G474RE\Examples_LL\ HRTIM\HRTIM_CBC_Deadtime	MX							
Voltage mode LLC half bridge converter	NUCLEO-G474RE	STM32Cube\Repository\Packs\ STMicroelectronics\X-CUBE-DPower\ 1.3.0\Projects\NUCLEO-G474RE\ Examples\PSU_LLC_Converter	MX							
CLLC converter	NUCLEO-G474RE	STM32Cube\Repository\Packs\ STMicroelectronics\X-CUBE-DPower\ 1.3.0\Projects\NUCLEO-G474RE\ Examples\PSU_CLLC_Converter	MX							
Dual active bridge	NUCLEO-G474RE	STM32Cube\Repository\Packs\ STMicroelectronics\X-CUBE-DPower\ 1.3.0\Projects\NUCLEO-G474RE\ Examples\PSU_DAB_Converter	MX							
Three-phase PWM rectifier	NUCLEO-G474RE	STM32Cube\Repository\Packs\ STMicroelectronics\X-CUBE-DPower\ 1.3.0\Projects\NUCLEO-G474RE\ Examples\ PSU_3Phases_Rectifier_Converter	MX							
Hard switching full bridge: peak current mode control	NUCLEO-G474RE	STM32Cube\Repository\Packs\ STMicroelectronics\X-CUBE-DPower\ 1.3.0\Projects\NUCLEO-G474RE\ Examples\PSU_HSFB_Converter	MX							
Bridgeless totem pole PFC	NUCLEO-G474RE	STM32Cube\Repository\Packs\ STMicroelectronics\X-CUBE-DPower\ 1.3.0\Projects\NUCLEO-G474RE\ Examples\PFC_TTP_Converter	MX							

For the examples that require the installation of X-CUBE-DPOWER pack, refer to UM3102 "Getting started with X-CUBE-DPOWER", available on www.st.com.



AN4539 Rev 5 73/84

HRTIM v2 AN4539

# Appendix A HRTIM v2

### A.1 Features

This section summarizes the main improvements of the HRTIM v2.0. For further details, refer to the reference manual.

### A.1.1 Sixth timing unit (Timer F)

The HRTIM now has twelve outputs, to cover larger interleaved topologies, such as triple-interleaved half-bridge LLC (3 x 4 outputs required, two at primary for half-bridge control and two at secondary for synchronous rectification), dual interleaved full-bridge LLC (2 x 6 outputs) and dual phase-shifted full bridge converters (2 x 6 outputs).

This comes with a sixth FAULT input circuitry.

# A.1.2 Dual channel DAC triggers

This feature, coupled with the high-speed DAC, can be used to generate a sawtooth wave synchronized with the PWM signals. As indicated by the arrows in *Figure 47*, the PWM output is reset every time the comparator input (in blue) reaches the threshold (in green).

This technique is known as slope compensation, and is necessary to ensure the stability of peak current-mode converters.




Figure 47. Peak current-mode control with slope compensation

#### A.1.3 External event counter

The HRTIM v2 features event-driven filtering: an external event must occur a given number of times before being considered valid. This is typically for implementing valley skipping mode for flyback converters.

### A.1.4 Extended fault features

The FAULT events can be filtered out with a programmable blanking window. Each channel also has a fault counter, so that a fault is active only if it has occurred during a given number of PWM periods.

# A.1.5 Push-pull improvements

It is now possible to use the push-pull mode with dead time insertion and in single-shot operating mode (this mode is not allowed on HRTIMv1).

74/84 AN4539 Rev 5

AN4539 HRTIM v2

#### A.1.6 Classical PWM mode

This mode gives the possibility to work without any shadow register and preloading mechanism, to force the state of an output as soon as the compare register is written by the software. This makes it possible to have early turn-off or late turn-on, and can slightly improve the phase margin of converters.

### A.1.7 Up-down mode

This counter operating mode is commonly used for motor control applications. It offers benefits for power converters as well. It simplifies the ADC sampling, when, as shown in *Figure 48*, a constant sampling frequency and sampling at the middle of the pulse is needed.




Figure 48. Comparison of up-only and up-down modes

# A.1.8 ADC post-scaler

For high switching-frequency application, it is possible to reduce the ADC triggering rate with the ADC post-scaler. Each ADC trigger can be individually adjusted down to 1 out of 32 PWM periods.

### A.1.9 Null duty cycle mode

On HRTIMv2, it is possible to force a null duty cycle by writing a null value in the Compare1 and/or Compare3 register.

HRTIM v2 AN4539

# A.1.10 New interleaving modes

Two new interleaved modes have been added for triple and quad interleaved or multiphase converters.

# A.1.11 Swap mode

It is possible to swap two outputs in a single register access, without having to reprogram the output crossbars. All control bits are located in the same register to swap multiple PWM pairs simultaneously.

AN4539 Software migration

# Appendix B Software migration

### B.1 HRTIM v1.0 to HRTIMv1.1

The only difference between v1 and v1.1 versions is the removal of DLL in the HRTIMv1.1.

The HRTIM\_DLLCR register is reserved. All accesses to HRTIM\_DLLCR the must be removed and the DLL calibration procedure must be removed when porting the code.

As a consequence:

- all clock prescaler ratios using the high-resolution (CKPSC[2:0] = 000, 001, 010, 011, 100 in HRTIM\_MCR register) are reserved
- the timings must be adjusted considering that the highest possible resolution is 2.5 ns.

Apart from these points, all features and operating modes are the same. The register and bit mapping are strictly compatible from one version to the other.

### B.2 HRTIMv1 to HRTIMv2

The HRTIMv2 includes a sixth timing unit and several additional features.

Although the new control and status bits have been added in HRTIMv1 reserved areas to maintain compatibility whenever possible, the two timers do not have binary compatibility.

As some registers are full on HRTIMv1, it has been chosen to maintain all bits in single 32-bit registers and break compatibility. When bit positions are changed, this is managed transparently when using the HAL and LL libraries, otherwise it is required to modify the source code to adapt to the HRTIMv2.

The following tables summarize all non-binary compatible differences between v1 and v2, in gray shaded cells (NA indicates not available).

Source Timer A Timer B Timer C Timer D Timer E Timer F **Destination** and version CMP2 CMP2 CMP3 CMP4 CMP2 CMP2 CMP3 CMP4 CMP3 CMP4 CMP1 CMP1 CMP1 CMP1 CMP1 2 3 9 1 4 5 6 7 8 NA Timer A 1 2 v2 \_ 3 4 5 6 -7 8 \_ \_ 9 1 2 3 \_ \_ \_ \_ 4 5 6 7 8 9 NA. v1 Timer B 7 v2 1 2 \_ \_ 3 4 \_ 5 6 8 9 2 3 4 5 6 8 9 NA. -\_ 7 v1 1 \_ Timer C v2 1 2 \_ \_ 3 4 5 \_ 6 7 8 9 \_ \_ \_ \_ 2 3 4 5 9 1 6 7 8 NA. v1 \_ \_ \_ \_ \_ Timer D v2 1 2 3 4 5 6 7 8 9

Table 9. Events mapping

Software migration AN4539

Table 9. Events mapping (continued)

									Source																
Destination		Timer A				Timer B			Timer C				Timer D				Timer E			Timer F					
and vers	ion	CMP1	CMP2	CMP3	CMP4	CMP1	CMP2	CMP3	CMP4	CMP1	CMP2	CMP3	CMP4	CMP1	CMP2	CMP3	CMP4	CMP1	CMP2	CMP3	CMP4	CMP1	CMP2	CMP3	CMP4
Timer E	v1	-	-	1	2	-	-	3	4	5	6	-	-	7	8	-	9	-	-	-	-	-	-	-	
illiler E	v2	1	1	-	1	-	1	2	3	4	5	1	1	6	7	1	1	1	1	-	1		-	8	9
Timer F	v1	NA																							
Timerr	v2	1	1	1	1	2		•	3	4		1	5			6	7		8	9	1	1		1	-

Table 10. Windowing signals mapping per timer (EEFLTR[3:0] = 1111)

HRTIM version	Destination	Timer A	Timer B	Timer C	Timer D	Timer E	Timer F
v1	TIMWIN (source)	Timer B CMP2	Timer A CMP2	Timer D CMP2	Timer C CMP2	Timer D CMP2	NA
v2	Thivivin (Source)	Timer B CMP2	Timer A CMP2	Timer D CMP2	Timer C CMP2	Timer F CMP2	Timer E CMP2

Table 11. Filtering signals mapping per timer

		Source																							
			Tim	er A		Timer B			Timer C			Timer D				Timer E				Timer F					
Destination and version		CMP1	CMP2	CMP4	HRTIM_CHA2	CMP1	CMP2	CMP4	HRTIM_CHB2	CMP1	CMP2	CMP4	HRTIM_CHC2	CMP1	CMP2	CMP4	HRTIM_CHD2	CMP1	CMP2	CMP4	HRTIM_CHE2	CMP1	CMP2	CMP4	HRTIM_CHF2
Timer A	v1	-	-	-	-	1		2	3	4	-	5	6	7	-		-	1	8	-	-		N	Α	
Tilliel A	v2	1	-	-	-	1	1	2	3	4	-	5	1	7	-	1	-	-	8	-	-	6	-	-	-
Timer B	v1	1	-	2	3	1			-	4	5	1	6	-	7	1	-	8	1	-	-		N	Α	
Tillier B	v2	1	-	2	3	-	-	-	-	4	5	-	-	-	7	-	-	8	-	-	-	-	6	-	-
Timer C	v1	-	1	-	-	2	1	3	4	-	-	1	1	5	-	6	7	1	1	8	-		N	Α	
Timer C	v2	-	1	-	-	2	1	3	1	-	-	1	1	5	-	6	7	1	1	8	-	4	-	-	-
Timer D	v1	1	-	-	-	-	2	-	-	3	4	-	5	-	-	-	-	6	-	7	8		N	Α	
Tillier D	v2	1	-	-	-	-	2	1	-	3	4	1	5	-	-	1	-	6	1	7	-	1	-	8	-
Timer E	v1	-	1	-	-	2	1	1	-	3	-	4	5	6	-	7	8	1	1	-	-		N	Α	
illiei E	v2	-	1	-	-	2	-	1	-	3	-	1	1	6	-	7	8	-	1	-	-	-	-	4	5
Timer F	v1			•	•								N	Α											
illiei F	v2	-	-	1	-	-	2	-	-	-	-	3	-	-	4	5	-	6	-	7	8	-	-	-	-

AN4539 Software migration

# Table 12. HRTIM ADC trigger 1 and 3 registers (HRTIM\_ADC1R, HRTIM\_ADC3R)

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
v1	ADC1	ADC1	ADC1	ADC1	ADC1	ADC1	ADC1	ADC1	ADC1	ADC1	ADC1	ADC1	ADC1	ADC1	ADC1	ADC1
	TEPER	TEC4	TEC3	TEC2	TDPER	TDC4	TDC3	TDC2	TCPER	TCC4	TCC3	TCC2	TBRST	TBPER	TBC4	TBC3
v2	ADC1	ADC1	ADC1	ADC1	ADC1	ADC1	ADC1	ADC1	ADC1	ADC1	ADC1	ADC1	ADC1	ADC1	ADC1	ADC1
	TEPER	TEC4	TEC3	TFRST	TDPER	TDC4	TDC3	TFPER	TCPER	TCC4	TCC3	TFC4	TBRST	TBPER	TBC4	TBC3
`	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
v1	ADC1	ADC1	ADC1	ADC1	ADC1	ADC1	ADC1	ADC1	ADC1	ADC1	ADC1	ADC1	ADC1	ADC1	ADC1	ADC1
	TBC2	TARST	TAPER	TAC4	TAC3	TAC2	EEV5	EEV4	EEV3	EEV2	EEV1	MPER	MC4	MC3	MC2	MC1
	ADC1	ADC1	ADC1	ADC1	ADC1	ADC1	ADC1	ADC1	ADC1	ADC1	ADC1	ADC1	ADC1	ADC1	ADC1	ADC1

# Table 13. HRTIM ADC trigger 2 and 4 registers (HRTIM\_ADC2R, HRTIM\_ADC4R)

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
v1	ADC2 TERST	ADC2 TEC4	ADC2 TEC3	ADC2 TEC2	ADC2 TDRST	ADC2 TDPER	ADC2 TDC4	ADC2 TDPER	ADC2 TDC2	ADC2 TCRST	ADC2 TCPER	ADC2 TCC4	ADC2 TCC3	ADC2 TCC2	ADC2 TBPER	ADC2 TBC4
v2	ADC2 TERST	ADC2 TEC4	ADC2 TEC3	ADC2 TEC2	ADC2 TDRST	ADC2 TDPER	ADC2 TDC4	ADC2 TFPER	ADC2 TDC2	ADC2 TCRST	ADC2 TCPER	ADC2 TCC4	ADC2 TFC4	ADC2 TCC2	ADC2 TBPER	ADC2 TBC4
	15	14	40	40			•		_	_	_			_		
	10	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
v1	ADC2 TBC3	ADC2 TBC2	ADC2 TAPER	ADC2 TAC4	ADC2 TAC3	ADC2 TAC2	ADC2 EEV10	ADC2 EEV9	ADC2 EEV8	ADC2 EEV7	ADC2 EEV6	ADC2 MPER	ADC2 MC4	ADC2 MC3	ADC2 MC2	O ADC2 MC1



AN4539 Rev 5 79/84

Reference documents AN4539

# Appendix C Reference documents

This section lists the documentation (available on <a href="https://www.st.com">www.st.com</a>) related to the HRTIM, grouped by product.

Some documents, such as the application notes, contain informations and concepts that can be applied to any product.

### C.1 STM32F334x

STM32F334x4/x6/x8 datasheet

RM0364	STM32F334xx advanced Arm <sup>®</sup> -based 32-bit MCUs
UM1733	Getting started with STM32F334 Discovery kit
UM1735	Discovery kit for STM32F3 series with STM32F334C8 MCU
UM1736	Getting started with STM32F334 discovery kit software development tools
AN4885	High brightness LED dimming using the STM32F3348 Discovery kit
AN4449	Buck-boost converter using the STM32F334 Discovery kit
AN4296	Use STM32F3/STM32G4 CCM SRAM with IAR™ EWARM, Keil® MDK-ARM and GNU-based toolchains

# C.2 STM32H74x / STM32H75x

STM32H743/753xI datasheet

STM32H750xB datasheet

RM0364 STM32H743/753 and STM32H750 advanced Arm®-based 32-bit MCUs

### C.3 STM32G47x

STM32G471/3/4 datasheet

STM32G484 datasheet

RM0440 STM32G4xx advanced Arm®-based 32-bit MCUs

AN5094 Migrating between STM32F334/303 lines and STM32G474xx/G431xx

microcontrollers

AN4767 On-the-fly firmware update for dual bank STM32 microcontrollers / Software

expansion for STM32Cube

STM32G4 Online training

80/84 AN4539 Rev 5

AN4539 Reference documents

# C.4 Others

AN4232	Getting started with analog comparators for STM32F3 Series and STM32G4 Series devices
AN4013	STM32 cross-series timer overview
AN4856	STEVAL-ISA172V2: 2 kW fully digital AC - DC power supply (D-SMPS) evaluation board
AN4930	500 W fully digital AC-DC power supply (D-SMPS) evaluation board
UM2348	Getting started with the STEVAL-DPSLLCK1 evaluation kit for the 3 kW full bridge LLC digital power supply
STEVAL D	PSLLCK1: 3 kW Full Bridge LLC resonant digital nower supply evaluation kit

AN4539 Rev 5 81/84

Revision history AN4539

# **Revision history**

Table 14. Document revision history

Date	Revision	Changes
19-Jun-2014	1	Initial release.
26-Mar-2019	2	Updated Introduction, Section 1: Getting the kitchen ready, Section 1.2: Hardware set-up, Section 1.3: Tools set-up, Section 1.5.1: System clock initialization, Section 1.5.4: HRTIM I/Os initialization, Section 1.5.5: Other peripherals initialization, Section 2: HRTIM basic operating principles, Section 2.2: Generating multiple PWMs and Section 15: Other examples.  Added Section 1.4: HRTIM versions, Section 7: Multiphase buck converter, Appendix A: HRTIM v2, Appendix B: Software migration, Appendix C: Reference documents and their subsections.  Updated Table 1: Applicable products.
		Added Table 2: HRTIM features according to products where it is integrated, Table 3: HRTIM input frequency operating range and Table 5: Timer resolution and minimum PWM frequency for fHRTIM = 170 MHz.
		Minor text edits across the whole document.
16-Jul-2019	3	Updated Introduction, Section 2.2: Generating multiple PWMs, Section 2.3: Generating PWM with other timing units and the master timer, Section 2.4: Arbitrary waveform generation, Section 3: Voltage mode dual buck converter, Section 4: Voltage mode buck converter with synchronous rectification and fault protection, Section 5: Non-inverting buck-boost converter, Section 6: Transition mode power factor controller, Section 7: Multiphase buck converter and Multiphase demonstration overview.  Added Section 8: Cycle-by-cycle protection without deadtime insertion and Section 16: Where to find software examples?  Updated Table 3: HRTIM input frequency operating range.  Updated Figure 1: Basic PWM generation, Figure 2: HRTIM configuration for generating basic PWM signals, Figure 3: Generation of multiple PWM signals, Figure 5: Arbitrary waveform generation, Figure 7: VM buck waveforms, including ADC sampling and interrupts, Figure 8: PWM interrupts and register update, Figure 9: Voltage mode buck with synchronous rectification, Figure 10: Buck operation with FAULT, Figure 11: Non-inverting buck-boost converter, Figure 13: Buck-boost converter operating waveforms, Figure 14: Transition mode PFC, Figure 15: Transition mode PFC operation at Toff max and Toff min, Figure 16: Transition mode PFC operation at Toff max and Toff min, Figure 17: 5-phase interleaved buck converter, Figure 18: 5-phase interleaved buck converter control waveforms, Figure 19: Disabling a phase with the master timers, Figure 20: Low-load management with phase shedding and burst mode, Figure 22: Sampling point placement depending on the number of active phases, Figure 23: Making sure ADC sampling points are correctly placed, Figure 24: ADC sampling (5-phase configuration) and Figure 25: ADC sampling (3-phase configuration).

AN4539 Revision history

Table 14. Document revision history (continued)

Date	Revision	Changes
09-Jan-2020	4	Updated <i>Table 1: Applicable products</i> and <i>Table 8: Summary of examples</i> .  Minor text edits across the whole document.
09-Jun-2025	5	Updated Figure 6: Voltage-mode buck converter, Figure 8: PWM interrupts and register update, and Figure 17: 5-phase interleaved buck converter.  Added Section 9: Voltage mode LLC half bridge converter, Section 10: CLLC converter, Section 11: Dual active bridge, Section 12: Three-phase PWM rectifier, Section 13: Hard switching full bridge: peak current mode control, Section 14: Bridgeless totem pole PFC, and their subsections.  Updated Table 8: Summary of examples.  Minor text edits across the whole document.

83/84

#### **IMPORTANT NOTICE - READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2025 STMicroelectronics – All rights reserved

84/84 AN4539 Rev 5