

# AN4612 Application note

# Migrating from STM32L1 Series to STM32L4 Series and STM32L4+ Series microcontrollers

#### Introduction

For designers of the STM32 microcontroller applications, being able to easily replace one microcontroller type by another in the same product family is an important asset. Migrating an application to a different microcontroller is often needed when product requirements grow, putting extra demands on memory size, or increasing the number of I/Os. The cost reduction objectives may also be an argument to switch to smaller components and shrink the PCB area.

This application note analyzes the steps required to migrate an existing design from STM32L1 Series to STM32L4 Series and STM32L4+ Series. Three aspects need to be considered for the migration: the hardware, the peripheral and the firmware.

This document lists the full set of features available for STM32L1 Series and the equivalent features on STM32L4 Series and STM32L4+ Series (some products may have less features depending on their part number).

To fully benefit from this application note, the user must be familiar with the STM32 microcontrollers documentation available on <a href="https://www.st.com">www.st.com</a> with a particular focus on:

- STM32L1 Series reference manual (RM0038)
- STM32L1 Series datasheets
- STM32L4 Series reference manuals:
  - RM0351 (STM32L4x5xx, STM32L4x6xx)
  - RM0394 (STM32L41xxx, STM32L42xxx, STM32L43xxx, STM32L44xxx, STM32L45xxx, STM32L46xxx)
  - RM0392 (STM32L471xx)
- STM32L4 Series datasheets
- STM32L4+ Series reference manual (RM0432)
- STM32L4+ Series datasheets.

 September 2018
 AN4612 Rev 7
 1/83

Contents AN4612

# **Contents**

1	STM:	32L4 Series and STM32L4+ Series overview	7
2	Hard	ware migration	0
3	Boot	mode selection	9
4	Perip	oheral migration	2
	4.1	STM32 product cross-compatibility	2
	4.2	Memory mapping	7
	4.3	Direct memory access controller (DMA)	1
	4.4	Interrupts	5
	4.5	Reset and clock control (RCC)	9
		4.5.1 Performance versus VCORE ranges	
		4.5.2 Peripheral access configuration	
		4.5.3 Peripheral clock configuration	
	4.6	Power control (PWR)	
	4.7	Real-time clock (RTC) 5	
	4.8	System configuration controller (SYSCFG) and RI 52	
	4.9	General-purpose I/Os (GPIO) interface	3
	4.10	Extended interrupts and events controller (EXTI) source selection 5	3
	4.11	Flash memory	4
	4.12	Universal synchronous asynchronous receiver transmitter (U(S)ART) 59	9
	4.13	Inter-integrated circuit (I2C) interface 6	1
	4.14	Serial peripheral interface (SPI) /IC to IC sound (I2S) / Serial audio interface (SAI)	2
	4.15	Cyclic redundancy check calculation unit (CRC) 60	6
	4.16	Advanced encryption standard hardware accelerator (AES) 6	7
	4.17	Liquid-crystal display controller (LCD)	8
	4.18	Universal serial bus interface (USB)	8
	4.19	Analog-to-digital converter (ADC)	0
	4.20	Digital-to-analog converter (DAC)	2
	4.21	Comparators (COMP)	3



Δ	N	4	61	2

	4.22	Operational amplifiers (OPAMP)	74
5	Softv	are migration	76
	5.1	References	76
	5.2	Cortex <sup>®</sup> -M3 and Cortex <sup>®</sup> -M4 overview	76
		5.2.1 STM32 Cortex <sup>®</sup> -M3 processor and core peripherals	76
		5.2.2 STM32 Cortex®-M4 processor and core peripherals	77
		5.2.3 Software point of view	78
	5.3	Cortex mapping overview	79
6	Revi	ion history 8	31

List of tables AN4612

# List of tables

Table 1.	STM32L4 Series / STM32L4+ Series memory availability	9
Table 2.	Packages available on STM32L4 Series and STM32L4+ Series	10
Table 3.	Pinout differences between STM32L1 Series and	
	STM32L4 Series / STM32L4+ Series (QFP)	14
Table 4.	Pinout differences between STM32L1 Series and	
	STM32L4 Series / STM32L4+ Series (BGA)	
Table 5.	Boot modes for STM32L47xxx/48xxx devices and STM32L1 Series	19
Table 6.	Boot modes for STM32L4+ Series, STM32L49xxx/4Axxx,	
	STM32L45xxx/46xxx,, STM32L43xxx/44xxx and STM43L41xxx/42xxx devices	
Table 7.	Bootloader interfaces on STM32L1 and STM32L4 Series / STM32L4+ Series	21
Table 8.	Peripheral compatibility analysis between STM32L1 Series	
	and STM32L4 Series / STM32L4+ Series	22
Table 9.	Peripheral address mapping differences between STM32L1 Series	
<del>-</del>	and STM32L4 Series / STM32L4+ Series	27
Table 10.	DMA request differences migrating from STM32L1 Series	0.4
T 11 44	to STM32L4 Series / STM32L4+ Series	31
Table 11.	Interrupt vector differences between STM32L1 Series	0.5
T-1-1- 40	and STM32L4 Series / STM32L4+ Series	35
Table 12.	RCC differences between STM32L1 Series and	00
T-bl- 40	STM32L4 Series / STM32L4+ Series	39
Table 13.	Performance versus VCORE ranges for STM32L1 Series	40
Table 44	and STM32L4 Series / STM32L4+ Series	42
Table 14.	RCC registers used for peripheral access configuration for STM32L1 Series	40
Table 15	and STM32L4 Series / STM32L4+ Series	43
Table 15.	PWR differences between STM32L1 Series	47
Table 16	and STM32L4 Series / STM32L4+ Series	47
Table 16.	RTC differences between STM32L1 Series and STM32L4 Series / STM32L4+ Series	E 1
Toblo 17	SYSCFG - RI differences between STM32L1 Series and STM32L4 Series	
Table 17.		52
Table 18.	EXTI differences between STM32L1 Series and STM32L4 Series / STM32L4+ Series	<b>E</b> 2
Table 10		53
Table 19.	Flash memory differences between STM32L1 Series	55
Table 20	and STM32L4 Series / STM32L4+ Series	
Table 20. Table 21.	I2C differences between STM32L1 Series and STM32L4 Series	59
Table 21.	and STM32L4 Series / STM32L4+ Series	61
Table 22.	SPI differences between STM32L1 Series	01
Table 22.	and STM32L4 Series / STM32L4+ Series	62
Table 23.	I2S/SAI differences between STM32L1 Series	02
Table 25.	and STM32L4 Series / STM32L4+ Series	63
Table 24.	CRC differences between STM32L1 Series	03
Table 24.	and STM32L4 Series / STM32L4+ Series	66
Table 25.	AES differences between STM32L1 Series	00
Table 25.	and STM32L4 Series / STM32L4+ Series	67
Table 26.	USB differences between STM32L1 Series and STM32L4 Series	
Table 20.	ADC differences between STM32L1 Series and STM32L4 Series	09
I ADIC ZI.	and STM32L4 Series / STM32L4+ Series	70
Table 28.	DAC differences between STM32L1 Series	10
i abic 20.	DAO GINGICINES DELWEET OTIVIOZET OFFICS	



AN4612	List of tables

	and STM32L4 Series / STM32L4+ Series	. 72
Table 29.	COMP differences between STM32L1 Series	
	and STM32L4 Series / STM32L4+ Series	. 73
Table 30.	OPAMP differences between STM32L1 Series	
	and STM32L4 Series / STM32L4+ Series	. 74
Table 31.	Cortex overview mapping for STM32L1 Series	
	and STM32L4 Series / STM32L4+ Series	. 79
Table 32.	Document revision history	



List of figures AN4612

# List of figures

Figure 1.	LQFP144 compatible board design	. 16
Figure 2.	LQFP100 compatible board design	
Figure 3.	LQFP64 compatible board design	
Figure 4.	LQFP48 compatible board design	. 17
Figure 5.	BGA132 compatible board design	
Figure 6.	BGA100 compatible board design	
Figure 7.	BGA64 compatible board design	. 18
Figure 8.	STM32L4 Series / STM32L4+ Series clock generation	
_	for SAI Master mode (when MCLK is required)	66
Figure 9.	STM32 Cortex®-M3 implementation	. 77
	STM32 Cortex <sup>®</sup> -M4 implementation	



#### 1 STM32L4 Series and STM32L4+ Series overview

The STM32L4 Series and STM32L4+ Series have a perfect fit in terms of ultra-low power, performance, memory size and peripherals at a cost-effective price.

In particular, the STM32L4 Series and STM32L4+ Series enable a higher frequency and a higher performance operation than the STM32L1 Series devices. STM32L4 Series feature an Arm<sup>®</sup>(a) Cortex<sup>®</sup>-M4 @80 MHz or @120 MHz in STM32L4+ Series versus a Cortex<sup>®</sup>-M3 @32 MHz featured on STM32L1 Series. STM32L4 Series and STM32L4+ Series also feature an optimized Flash memory access through the adaptive real-time memory accelerator (ART Accelerator™).

The STM32L4 Series and STM32L4+ Series MCUs increase the low-power efficiency in Dynamic mode ( $\mu$ A/MHz), and reach a very low level of static power-consumption on the various available low-power modes.

The detailed list of available features and packages for each product is available in the respective datasheet.

STM32L4 Series and STM32L4+ Series include a larger set of peripherals with advanced features compared to STM32L1 Series, such as:

- Touch sensing controller (TSC)
- Controller area network (bxCAN)
- Single-wire protocol interface (SWPMI)
- Serial audio interface (SAI)
- Low-power UART (LPUART)
- Infrared interface (IRTIM)
- Low-power timer (LPTIM)
- Digital filter for sigma delta modulators (DFSDM) (for STM32L4+ Series, STM32L49xxx/4Axxx, STM32L47xxx/48xxx and STM32L45xxx/46xxx)
- Voltage reference buffer (VREFBUF)
- Quad-SPI interface (QUADSPI)
- OCTO-SPI (OCTOPSI) (for STM32L4+ Series)
- OCTOSPI IO Manager (OCTOSPIM) (for STM32L4+ Series)
- Display serial interface (DSI) (for STM32L4R9xx/4S9xx)
- LCD-TFT display controller (LTDC) (for STM32L4R7xx/4S7xx/4R9xx/4S9xx)
- DMA request multiplexer (DMAMUX) (for STM32L4+ Series)
- Graphic MMU (GFXMMU) (for STM32L4+ Series)
- Firewall (FW)
- Clock recovery system (CRS) for USB (for STM32L4+ Series, STM32L49xxx/4Axxx, STM32L45xxx/46xx, STM32L43xxx/44xxx and STM32L41xxx/42xxx)
- Hash processor (HASH) (for STM32L4Sxxx and STM32L49xxx/4Axxx)
- Digital camera interface (DCMI) (for STM32L4+ Series and STM32L49xxx/4Axxx)



a. Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.



AN4612 Rev 7 7/83

- Chrom-ART Accelerator™ controller (DMA2D) (for STM32L4+ Series and STM32L49xxx/4Axxx)
- SRAM1 size is different on the various STM32L4 Series and STM32L4+ Series devices:
  - 192 Kbytes for STM32L4+ Series
  - 256 Kbytes for STM32L49xxx/4Axxx
  - 96 Kbytes for STM32L47xxx/48xxx
  - 128 Kbytes for STM32L45xxx/46xxx
  - 48 Kbytes for STM32L43xxx/44xxx
  - 32 Kbytes for STM32L41xxx/44xxx
- Additional SRAM2 with data preservation in Standby mode:
  - 64 Kbytes for STM32L4+ Series and STM32L49xxx/4Axxx
  - 32 Kbytes for STM32L47xxx/48xxx and STM32L45xxx/46xxx
  - 16 Kbytes for STM32L43xxx/44xxx
  - 8 Kbytes for STM32L41xxx/42xxx
- Additional SRAM3 for STM32L4+ Series:
  - 384 Kbytes
- Optimized power consumption and enriched set of low-power modes.

STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx implement an USB FS device only instead of an USB OTG FS. They also implement reduced Flash size (512 Kbytes for STM32L45xxx/46xxx, 256 Kbytes for STM32L43xxx/44xxx and 128 Kbytes for STM32L41xxx/42xxx).

This migration guide is only covering the migration from STM32L1 Series to STM32L4 Series and STM32L4+ Series, and as a consequence any new features present on STM32L4 Series and STM32L4+ Series but not already present on STM32L1 Series are not covered in this document. Refer to the STM32L4 Series and STM32L4+ Series reference manuals and datasheets for an exhaustive picture.



Table 1. STM32L4 Series / STM32L4+ Series memory availability

Part number	Flash	size		Feature		
Part number	Size	Bank	SRAM1	SRAM2	SRAM3	level
STM32L4S9xx						9+crypto
STM32L4R9xx						9
STM32L4S7xx	2 Mbytos		100 Khytoo	64 Khytoo	294 Khytoo	7+crypto
STM32L4R7xx	2 Mbytes		192 Kbytes	64 Kbytes	384 Kbytes	7
STM32L4S5xx						5+crypto
STM32L4R5xx		Dual				5
STM32L496xx	1 Mbyte	Duai	256 Khyton	64 Kbytes		6
STM32L4A6xx			256 Kbytes	04 NDyles	NA -	6+crypto
STM32L471xx				32 Kbytes		1
STM32L475xx			OC Khyton			5
STM32L476xx			96 Kbytes			6
STM32L486xx						6+crypto
STM32L451xx			128 Kbytes	32 Kbytes		1
STM32L452xx	512 Kbytes					2
STM32L462xx						2+crypto
STM32L431xx						1
STM32L432xx		Cinala				2
STM32L442xx	256 Kbytes	Single	48 Kbytes	16 Kbytes		2+crypto
STM32L433xx						3
STM32L443xx						3+crypto
STM32L412xx	120 Khutas		22 Khutaa	0 Khytoo		2
STM32L422xx	128 Kbytes		32 Kbytes	8 Kbytes		2+crypto



AN4612 Rev 7 9/83

Hardware migration AN4612

## 2 Hardware migration

Some packages are available in both STM32L4 Series / STM32L4+ Series and STM32L1 Series such as: LQFP48, LQFP64, LQFP100, LQFP144, BGA64, BGA100 and BGA132. The other packages available on STM32L1 Series are not available on STM32L4 Series / STM32L4+ Series.

Note that the WLCSP packages in STM32L1 Series and the ones in STM32L4 Series / STM32L4+ Series are not equivalent. They have different die sizes for each product.

The list of the available packages in STM32L4 Series / STM32L4+ Series is given in *Table 2*.

Table 2. Packages available on STM32L4 Series and STM32L4+ Series

			ST	Size				
Package <sup>(1)</sup>	STM32L4+ Series	STM32L 49xxx/ 4Axxx	STM32L 47xxx/ 48xxx	STM32L 45xxx/ 46xxx	STM32L 43xxx/ 44xxx	STM32L 41xxx/ 42xxx	(mm x mm)	Applicable part numbers
UFQFPN32	-	-	-	-	×	×	(5 x 5)	STM32L412xx, STM32L422xx, STM32L431xx, STM32L432xx, STM32L442xx
LQFP32	-	-	-	-	-	Х	(5 x 5)	STM32L412xx, STM32L422xx
LQFP48	-	-	-	-	x	×	(7 x 7)	STM32L412xx, STM32L422xx, STM32L431xx, STM32L433xx, STM32L443xx
UFQFPN48	-	-	-	X	X	X	(7 x 7)	STM32L412xx, STM32L422xx, STM32L431xx, STM32L433xx, STM32L443xx, STM32L451xx, STM32L452xx, STM32L462xx
WLCSP36	-	-	-	-	-	Х	(2.85 x 3.07)	STM32L412xx, STM32L422xx
WLCSP49	-	-	-	-	х	-	(3.141 x 3.127)	STM32L431xx, STM32L433xx, STM32L443xx
WLCSP64	-	-	-	-	Х	-	(3.141 x 3.127)	STM32L431xx, STM32L433xx, STM32L443xx

10/83 AN4612 Rev 7

AN4612 Hardware migration

Table 2. Packages available on STM32L4 Series and STM32L4+ Series (continued)

			ST	C:				
Package <sup>(1)</sup>	STM32L4+ Series	STM32L 49xxx/ 4Axxx	STM32L 47xxx/ 48xxx	STM32L 45xxx/ 46xxx	STM32L 43xxx/ 44xxx	STM32L 41xxx/ 42xxx	Size (mm x mm)	Applicable part numbers
LQFP64	-	X	X	X	X	X	(10 x 10)	STM32L412xx, STM32L422xx, STM32L431xx, STM32L433xx, STM32L443xx, STM32L451xx, STM32L452xx, STM32L462xx, STM32L476xx, STM32L476xx, STM32L476xx, STM32L486xx, STM32L496xx, STM32L4A6xx
UFBGA64	-	-	-	X	X	X	(5 x 5)	STM32L412xx, STM32L422xx, STM32L431xx, STM32L433xx, STM32L443xx, STM32L451xx, STM32L452xx, STM32L462xx
WLCSP64	-	-	-	х	-	-	(3.357 x 3.657)	STM32L451xx, STM32L452xx, STM32L462xx
WLCSP72	-	-	Х	-	-	-	(4.4084 x 3.7594)	STM32L471xx, STM32L475xx, STM32L476xx, STM32L486xx
WLCSP81	-	-	Х	-	-	-	(4.4084 x 3.7594)	STM32L476xx
WLCSP100	-	Х	-	-	-	-	(4.618 x 4.142)	STM32L496xx, STM32L4A6xx

Hardware migration AN4612

Table 2. Packages available on STM32L4 Series and STM32L4+ Series (continued)

			ST	Si-o				
Package <sup>(1)</sup>	STM32L4+ Series	STM32L 49xxx/ 4Axxx	STM32L 47xxx/ 48xxx	STM32L 45xxx/ 46xxx	STM32L 43xxx/ 44xxx	STM32L 41xxx/ 42xxx	Size (mm x mm)	Applicable part numbers
LQFP100	X	X	X	X	X	-	(14 x 14)	STM32L431xx, STM32L433xx, STM32L443xx, STM32L451xx, STM32L452xx, STM32L462xx, STM32L475xx, STM32L476xx, STM32L476xx, STM32L486xx, STM32L486xx, STM32L485xx, STM32L4R5xx, STM32L4R5xx, STM32L4R9xx, STM32L4R9xx, STM32L4S5xx, STM32L4S5xx,
UFBGA100	-	-	х	х	Х	-	(7 x 7)	STM32L431xx, STM32L433xx, STM32L443xx
UFBGA132	Х	х	Х	-	-	-	(7 x 7)	STM32L471xx, STM32L475xx, STM32L476xx, STM32L486xx, STM32L496xx, STM32L4A6xx, STM32L4R5xx, STM32L4S5xx
UFBGA144	Х	-	-	-	-	-	(10 x 10)	STM32L4R9xx, STM32L4S9xx
LQFP144	Х	Х	X	-	-	-	(20 x 20)	STM32L471xx, STM32L475xx, STM32L476xx, STM32L486xx, STM32L496xx, STM32L4A6xx, STM32L4R5xx, STM32L4R9xx, STM32L4S5xx, STM32L4S9xx

AN4612 Hardware migration

Table 2. Packages available on STM32L4 Series and STM32L4+ Series (continued)

			ST	Size				
Package <sup>(1)</sup>	STM32L4+ Series	STM32L 49xxx/ 4Axxx	STM32L 47xxx/ 48xxx	STM32L 45xxx/ 46xxx	STM32L 43xxx/ 44xxx	STM32L 41xxx/ 42xxx	(mm x mm)	Applicable part numbers
WLCSP144	×	-	-	-	-	-	(5.24 x 5.24)	STM32L4R5xx, STM32L4R7xx, STM32L4R9xx, STM32L4S5xx, STM32L4S7xx, STM32L4S9xx
UFBGA169	Х	Х	-	-	-	-	(7 x 7)	STM32L496xx, STM32L4A6xx, STM32L4R5xx, STM32L4R9xx, STM32L4S5xx, STM32L4S9xx

<sup>1.</sup> X = supported.

*Table 3* and *Table 4* show the differences for packages available in both families. The other packages in STM32L1 Series are not available for STM32L4 Series / STM32L4+ Series.

STM32L4 Series / STM32L4+ Series and STM32L1 Series share a high level of pin compatibility. Most peripherals share the same pins in the two series.

The transition from STM32L1 Series to STM32L4 Series and STM32L4+ Series for the QFP and BGA packages is simple since only a few pins are different.

Hardware migration AN4612

Table 3. Pinout differences between STM32L1 Series and STM32L4 Series / STM32L4+ Series (QFP)

	STM32L1 Series						STM32L4 Series/ STM32L4+ Series					
QFP 48	QFP 64	QFP 100	QFP 144	Pinout	QFP 48	QFP 64	QFP 100	QFP 144	Pinout			
1	1	6	6	VLCD	1	1	6	6	VBAT			
-	-	-	95	VDD	-	-	-	95	VDDIO2 <sup>(1)</sup>			
-	-	-	131	VDD	-	-	-	131	VDDIO2 <sup>(1)</sup>			
-	-	73	106	PH2	-	-	73	106	VDDUSB <sup>(1)</sup>			
36	48	-	-	VDD	36	48	-	-	VDDUSB <sup>(1)</sup>			
44	60	94	138	BOOT0	44	60	94	138	PH3-BOOT0 <sup>(2)</sup>			

<sup>1.</sup> VDDIO2 and VDDUSB pins can be connected externally to VDD.

Note:

STM32L4R9xx/4S9xx devices are not compatible with STM32L4 Series, for more details refer to application note Migration between STM32L476xx/486xx and STM32L4+ Series (AN5017).

Table 4. Pinout differences between STM32L1 Series and STM32L4 Series / STM32L4+ Series (BGA)

	STM32L1	Series		STM32L4 Series / STM32L4+ Series					
BGA64	BGA100	BGA132	Pinout	BGA64	BGA100	BGA132	Pinout		
B2	E2	E2	VLCD	B2	E2	E2	VBAT		
-	-	G7	VDD	-	-	G7	VDDIO2 <sup>(1)</sup>		
-	C11	C11	PH2	-	C11	C11	VDDUSB <sup>(1)</sup>		
-	-	G3	PF6	-	-	G3	PG11		
-	-	G4	PF7	-	-	G4	PG6		
-	-	H4	PF8	-	-	H4	PG7		
-	-	J6	PF9	-	-	J6	PG8		
-	-	K1	NC	-	-	K1	PG15		
G1	-	-	VREF+	G1	-	-	PC3		
E5	-	-	VDD	E5	-	-	VDDUSB <sup>(1)</sup>		
H1	-	-	VDDA	H1	-	-	VDDA / VREF+		
B4	A4	A4	воото	B4	A4	A4	PH3-BOOT0 <sup>(2)</sup>		

<sup>1.</sup> VDDIO2 and VDDUSB pins can be connected externally to VDD.

577

14/83 AN4612 Rev 7

Only for STM32L4+ Series, STM32L49xxx/4Axxx, STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx.

<sup>2.</sup> Only for STM32L4+ Series, STM32L49xxx/4Axxx, STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx devices.

AN4612 Hardware migration

# Recommendations to migrate from the STM32L1 Series board to the STM32L4 Series and STM32L4+ Series board

The VLCD pin in STM32L4 Series / STM32L4+ Series is now multiplexed on the PC3 GPIO through alternate function programming. The PC3 GPIO is at pin 29 on QFP144, pin 18 on QFP100, pin 11 on QFP64 and pin K2 on BGA132/BGA100. The VLCD pin is not available in STM32L4+ Series.

This implies that any other function in the STM32L4 Series PC3 pins cannot be used on PC3 when the LCD is used by the application.

This also implies that the related STM32L1 Series PC3 alternate functions, if they are used by the application, must be mapped to other STM32L4 Series pins.

The V<sub>BAT</sub> or V<sub>DD</sub> supply (if no specific V<sub>BAT</sub> power is used), must now be connected to:

- pin 6 (QFP144 and QFP100)
- pin 1 (QFP64/QFP48)
- pin E2 (BGA132/BGA100).
- pin B2 (BGA64)

The PH2 GPIO is now used for dedicated V<sub>DDUSB</sub> power supply:

- pin 106 (QFP144) and pin 108 for STM32L49xx/4R9xx devices
- pin 73 (QFP100) and pin 75 for STM32L4R9xx/4S9xx devices
- pin C11 (BGA132)

The PH2 GPIO cannot be used as a regular GPIO any more (except on STM32L4+ Series and STM32L49xxx/4Axxx devices with BGA169 package). There is no PH2 GPIO on other STM32L4 Series / STM32L4+ Series devices.

Regarding the BGA132 package, several GPIOs from the STM32L1 Series are mapped on different GPIOs in the STM32L4 Series and STM32L4+ Series:

- PF6 (pin G3) mapped to PG11 on same pin
- PF7 (pin G4) mapped to PG6 on same pin
- PF8 (pin H4) mapped to PG7 on same pin
- PF9 (pin J6) mapped to PG8 on same pin

On the BGA64 package, the G1 ball used for VREF+ signal in the STM32L1 Series is used as PC3 GPIO (multiplexed with VLCD) in STM32L4 Series / STM32L4+ Series, and the VREF+ signal is multiplexed with VDDA on the H1 ball.

The not connected (NC) K1 pin in STM32L1 Series can be used as PG15 GPIO in STM32L4 Series / STM32L4+ Series.

The boot pins are different in both families. The BOOT0 is multiplexed with the PH3 GPIO on STM32L4 Series (for STM32L49xxx/4Axxx, STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx) and STM32L4+ Series. Refer to Section 3: Boot mode selection for details. Those changes do not impact the board design.

*Figure 1* to *Figure 7* show some examples of board designs migrating from the STM32L1 Series to the STM32L4 Series and STM32L4+ Series.

Note: VLCD is not available in STM32L4+ Series.




AN4612 Rev 7 15/83

Hardware migration AN4612

Figure 1. LQFP144 compatible board design


1. For SM32L4R9xx/4S9xx, the VDDUSB pin = 108.

Figure 2. LQFP100 compatible board design



1. For SM32L4R9xx/4S9xx, the VDUSB pin = 75.

Figure 3. LQFP64 compatible board design



AN4612 Hardware migration

Figure 4. LQFP48 compatible board design





Figure 5. BGA132 compatible board design



Hardware migration AN4612





Figure 6. BGA100 compatible board design

Figure 7. BGA64 compatible board design



#### **SMPS** packages

Some devices of STM32L4 Series and STM32L4+ Series offer a package option allowing the connection of an external SMPS.

This is done through two VDD12 pins that are replacing two existing pins in the baseline package.

Compatibility is kept between derivatives of STM32L4 Series and STM32L4+ Series regarding those two VDD12 pins (the pins replaced are different across package types but are the same for all derivatives on similar packages).

Refer to the product datasheets for more details.

AN4612 Boot mode selection

#### 3 Boot mode selection

Both STM32L1 Series and STM32L4 Series / STM32L4+ Series can select boot modes between three options: boot from main Flash memory, boot from SRAM or boot from system memory. However, the way to select the boot mode differs between the products.

In STM32L1 Series, the boot mode is selected with two pins: BOOT0 and BOOT1.

In STM32L47xxx/48xxx devices, the boot mode is selected with 1 pin (BOOT0) and with the nBOOT1 option bit located in the user option bytes at memory address 0x1FFF7800.

In STM32L4+ Series, STM32L49xxx/4Axxx, STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx devices, the boot mode is selected with the nBOOT1 option bit and with the BOOT0 pin or the nBOOT0 option bit depending on the value of the nSWBOOT0 option bit in the FLASH OPTR register.

*Table 5* and *Table 6* summarize the different configurations available for selecting the boot mode for STM32L4 Series / STM32L4+ Series and STM32L1 Series.

Boot mode	selection <sup>(1)</sup>	Boot mode	Aliceina		
BOOT1 <sup>(2)</sup>	BOOT1 <sup>(2)</sup> BOOT0		Aliasing		
Х	0	Main Flash memory	Main Flash memory is selected as boot space.		
0	1	System memory	System memory is selected as boot space.		
1	1	Embedded SRAM	Embedded SRAM is selected as boot space.		

Table 5. Boot modes for STM32L47xxx/48xxx devices and STM32L1 Series



AN4612 Rev 7 19/83

<sup>1.</sup> X =equivalent to 0 or 1.

<sup>2.</sup> The BOOT1 value is the opposite of the nBOOT1 option bit for STM32L47xxx/48xxx devices.

Boot mode selection AN4612

Table 6. Boot modes for STM32L4+ Series, STM32L49xxx/4Axxx, STM32L45xxx/46xxx,, STM32L43xxx/44xxx and STM43L41xxx/42xxx devices<sup>(1)</sup>

nBOOT1 FLASH_OPTR [23]	nBOOT0 FLASH_OPTR [27]	BOOT0 pin PH3	nSWBOOT0 FLASH_OPTR [26]	Main Flash empty <sup>(2)</sup>	Boot Memory Space Alias
Х	Х	0	1	0	Main Flash memory is selected as boot area
Х	Х	0	1	1	System memory is selected as boot area
Х	1	Х	0	Х	Main Flash memory is selected as boot area
0	Х	1	1	Х	Embedded SRAM1 is selected as boot area
0	0	Х	0	Х	Embedded SRAM1 is selected as boot area
1	Х	1	1	Х	System memory is selected as boot area
1	0	Х	0	Х	System memory is selected as boot area

<sup>1.</sup> X =equivalent to 0 or 1.

#### **Embedded bootloader**

The embedded bootloader is located in the system memory, programmed by ST during production. This bootloader is used to reprogram the Flash memory using one of the serial interfaces listed in *Table 7*.

20/83 AN4612 Rev 7

<sup>2.</sup> For STM32L45xxx/46xxx and STM32L43xxx/44xxx devices, a Flash empty check mechanism is implemented to force the boot from system Flash if the first Flash memory location is not programmed (0xFFFF FFFF) and if the boot selection was configured to boot from the main Flash.

AN4612 Boot mode selection

Table 7. Bootloader interfaces on STM32L1 and STM32L4 Series / STM32L4+ Series

Peripheral <sup>(1)</sup>	Pin	STM32L1 Series	STM32L4 Series / STM32L4+ Series
DFU	USB_DM (PA11) USB_DP (PA12)	Х	х
USART1	USART1_TX (PA9) USART1_RX (PA10)	X	х
USART2	USART2_TX (PD5) USART2_RX (PD6)	X	-
USART2	USART2_TX (PA2) USART2_RX (PA3)	-	х
USART3	USART3_TX (PC10) USART3_RX (PC11)	-	х
I2C1	I2C1_SCL (PB6) I2C1_SDA (PB7)	-	х
I2C2	I2C2_SCL (PB10) I2C2_SDA (PB11)	-	Х
I2C3	I2C3_SCL (PC0) I2C3_SDA (PC1)	-	Х
I2C4	I2C4_SCL (PD12) I2C4_SDA (PD13)	-	X <sup>(2)</sup>
SPI1	SPI1_NSS (PA4) SPI1_SCK (PA5) SPI1_MISO (PA6) SPI1_MOSI (PA7)	-	Х
SPI2	SPI2_NSS (PB12) SPI2_SCK (PB13) SPI2_MISO (PB14) SPI2_MOSI (PB15)	-	Х
CAN1	CAN1_RX (PB8) CAN1_TX (PB9)	-	X <sup>(3)</sup>
CAN2	CAN2_RX (PB5) CAN2_TX (PB6)	-	X <sup>(4)</sup>

<sup>1.</sup> X = supported.

Refer to application note *STM32 microcontroller system memory boot mode* (AN2606) for more details on the bootloader.

For smaller packages, it is important to check the pin and peripheral availability.



AN4612 Rev 7 21/83

<sup>2.</sup> Only for STM32L4+ Series, STM32L49xxx/4Axxx and STM32L45xxx/46xxx devices.

<sup>3.</sup> Not available on STM32L41xxx/42xxx devices.

<sup>4.</sup> Only for STM32L49xxx/4Axxx devices.

### 4 Peripheral migration

#### 4.1 STM32 product cross-compatibility

The STM32 MCUs embed a set of peripherals that are classified in three groups:

- The first group is for the peripherals that are common to all products. Those peripherals
  have the same structure, registers and control bits. There is no need to perform any
  firmware change to keep the same functionality at the application level after migration.
  All the features and behavior remain the same.
- The second group is for the peripherals that present minor differences from one
  product to another (usually differences due to the support of new features). Migrating
  from one product to another is very easy and does not require any significant new
  development effort.
- The third group is for peripherals that have been considerably modified from one
  product to another (new architecture, new features...). For this group of peripherals, the
  migration requires a new development at application level.

Table 8 gives a general overview of this classification.

The software compatibility mentioned in *Table 8* refers only to the register description for low level drivers.

The STMCube<sup>™</sup> hardware abstraction layer (HAL) is compatible between the STM32L1 Series and the STM32L4 Series / STM32L4+ Series.

Table 8. Peripheral compatibility analysis between STM32L1 Series and STM32L4 Series / STM32L4+ Series

Peripheral		Nu	mber of	instance	Compatibility with STM32L4 Series / STM32L4+ Series						
r on phonon	L1 Series	L4+ L49xxx L47xxx L45xx Series /4Axxx /48xxx /46xxx				L43xxx /44xxx	L41xxx /42xxx	Software	Pinout	Comments	
I2S (full duplex)	2			3	)		2	Parti	ial	<ul> <li>I2S is no longer supported by SPI and is instead replaced by a dedicated serial audio interface (SAI) in STM32L4 Series / STM32L4+ Series</li> <li>Some alternate functions are not mapped on the same GPIO for SPI1</li> </ul>	
WWDG	1			1				Full			
IWDG	1		1						NA	-	
DBGMCU	1			1				Full			

22/83 AN4612 Rev 7

AN4612 Peripheral migration

Table 8. Peripheral compatibility analysis between STM32L1 Series and STM32L4 Series / STM32L4+ Series (continued)

Peripheral		Nu	mber of	instance	s in STN	132		Compati	Compatibility with STM32L4 Series / STM32L4+ Series			
· onphoral	L1 Series	L4+ Series	L49xxx /4Axxx	L47xxx /48xxx	L45xxx /46xxx	L43xxx /44xxx	L41xxx /42xxx	Software	Pinout	Comments		
CRC	1			1				Partial	NA	Additional features in STM32L4 Series / STM32L4+ Series		
EXTI	1			1				- PH2 GPIO available only on STM32L4+ Series and STM32L49xxx/4A xxx for BGA169 package				
USB FS	1		0 1					Partial	Full	- Additional features on STM32L45xxx/46x xx, STM32L43xxx/44x xx and STM32L41xxx/42x xx		
USB OTG FS	0		1		0			None		- New peripheral (OTG FS) on STM32L4+ Series, STM32L49xxx/4A xxx and STM32L47xxx/48x xx		
DMA	1			2					NA	- Same features  - DMA mapping request may differ (see Section 4.3: Direct memory access controller (DMA))		
TIM  Basic General P. Advanced Low-power IRTIM	2 7 0 0	2 7 2 2 1	7     7     7     4     3     3       2     2     2     1     1     1       2     7     2     2     2     2						Partial	<ul> <li>Some pins are not mapped on the same GPIO</li> <li>Timer instances names may differ</li> <li>Internal connections may differ</li> <li>Some pins not</li> </ul>		
SDIO	1			1						mapped on the same GPIO		



Table 8. Peripheral compatibility analysis between STM32L1 Series and STM32L4 Series / STM32L4+ Series (continued)

Peripheral		Nu	mber of	instance	s in STM	132		Compati		th STM32L4 Series / L4+ Series
- onphora	L1 Series	L4+ Series	L49xxx /4Axxx	L47xxx /48xxx	L45xxx /46xxx	L43xxx /44xxx	L41xxx /42xxx	Software	Pinout	Comments
FSMC/ FMC	1	1				0			Full	<ul> <li>Only SRAM/NOR supported in STM32L1 Series</li> <li>NAND supported in STM32L4 Series</li> </ul>
PWR	1			1					NA	_
RCC	1			1					INA	_
USART UART LPUART	3 2 0		3 2 1		3 1 1	(	3 ) 1	Partial		<ul> <li>Additional features in STM32L4 Series / STM32L4+ Series</li> <li>Additional LPUART in STM32L4 Series / STM32L4+ Series</li> </ul>
12C	2	4	ļ	3	4	4 3		None	Full	Additional features in STM32L4 Series / STM32L4+ Series
DAC channels	2		2		1	2	0	Partial		<ul> <li>Additional features in STM32L4 Series / STM32L4+ Series</li> <li>SW compatible except for output buffer management</li> </ul>
ADC	1	1	;	3	,		2	None	Partial	<ul> <li>Additional features in STM32L4 Series / STM32L4+ Series</li> <li>Some pins mapped on different GPIOs</li> </ul>
RTC	1			1				Partial	Full	<ul> <li>Additional features in STM32L4 Series / STM32L4+ Series</li> <li>Can be powered by VBAT in STM32L4 Series / STM32L4+ Series</li> </ul>
FLASH	1	1	2	2		1		None	NA	New peripheral



AN4612 Peripheral migration

Table 8. Peripheral compatibility analysis between STM32L1 Series and STM32L4 Series / STM32L4+ Series (continued)

Peripheral		Nu	mber of	instance	s in STN	132		Compatibility with STM32L4 Series / STM32L4+ Series		
renpheral	L1 Series	L4+ Series	L49xxx /4Axxx	L47xxx /48xxx	L45xxx /46xxx	L43xxx /44xxx	L41xxx /42xxx	Software	Pinout	Comments
GPIO	Up to 115 IOs	Up to 140	Up to 136	Up to 114	Up to 83	Up to 83	Up to 52	Full	Partial	<ul> <li>At Reset, STM32L1 Series configured in Input-floating mode while STM32L4 Series / STM32L4+ Series are configured in Analog mode</li> <li>A few changes mentioned in Section 2: Hardware migration</li> <li>VLCD muxed on PC3 GPIO</li> <li>SEG21 not mapped on same GPIO</li> <li>Additional features in STM32L4 Series / STM32L4+ Series</li> <li>LCD is not available in STM32L4+ Series</li> </ul>
СОМР	2			2			1	None		Some pins mapped on different GPIOs
SYSCFG	1			1				Partial		-
AES	1			1					NA	Additional features on STM32L4Axxx, STM32L48xxx, STM32L46xxx, STM32L44xxx, STM32L42xxx devices only

Table 8. Peripheral compatibility analysis between STM32L1 Series and STM32L4 Series / STM32L4+ Series (continued)

Peripheral		Nu	mber of	instance	Compatibility with STM32L4 Series / STM32L4+ Series					
remphoral	L1 Series	L4+ Series	L49xxx /4Axxx	L47xxx /48xxx	L45xxx /46xxx	L43xxx /44xxx	L41xxx /42xxx	Software	Pinout	Comments
OPAMP	3		2		1 None				Partial	<ul> <li>Some pins not mapped on same GPIO</li> <li>One less OPAMP in STM32L4 Series / STM32L4+ Series</li> </ul>
Color key:	1								•	
= No co	mpatibili	ty (new fe	eature or	new arch	itecture)					
= Partial compatibility (minor changes)										
= Not a	oplicable									

AN4612 Peripheral migration

## 4.2 Memory mapping

The peripheral address mapping has been changed in STM32L4 Series / STM32L4+ Series compared to STM32L1 Series.

*Table 9* provides the peripheral address mapping differences between STM32L1 Series and STM32L4 Series / STM32L4+ Series.

Table 9. Peripheral address mapping differences between STM32L1 Series and STM32L4 Series / STM32L4+ Series

Peripheral	S	STM32L1 Series		STM32L4 Series / STM32L4+ Series
	Bus	Base address	Bus	Base address <sup>(1)</sup>
FSMC/FMC		0xA0000000	AHB3	0xA0000000
AES		0x50060000	AHB2	0x50060000
DMA2		0x40026400		0x40020400
DMA1		0x40026000		0x40020000
Flash memory interface		0x40023C00	AHB1	0x40022000
RCC		0x40023800		0x40021000
CRC		0x40023000		0x40023000
GPIOG	AHB	0x40021C00		0x48001800
GPIOF		0x40021800		0x48001400
GPIOH		0x40021400		0x48001C00
GPIOE		0x40021000	AHB2	0x48001000
GPIOD		0x40020C00	AHBZ	0x48000C00
GPIOC		0x40020800		0x48000800
GPIOB		0x40020400		0x48000400
GPIOA		0x40020000		0x48000000
USART1		0x40013800		0x40013800
SP1		0x40013000		0x40013000
SDIO (SDMMC in STM32L4 Series)		0x40012C00	APB2	0x40012800 0x50062400 (AHB2) on STM32L4+ Series
ADC1 (ADC123 in STM32L4 Series)	APB2	0x40012400	AHB2	0x50040000
TIM11		0x40011000		
TIM10		0x40010C00		NA
TIM9	·  -	0x40010800		
EXTI		0x40010400	ADDO	0x40010400
SYSCFG		0x40010000	APB2	0x40010000



AN4612 Rev 7 27/83

Table 9. Peripheral address mapping differences between STM32L1 Series and STM32L4 Series / STM32L4+ Series (continued)

Peripheral	S	STM32L1 Series		STM32L4 Series / STM32L4+ Series
	Bus	Base address	Bus	Base address <sup>(1)</sup>
COMP	APB1	0x40007C00	APB2	0x40010200
RI	AFBI	0x40007C04		NA
OPAMP		0x40007C5C		0x40007800
DAC		0x40007400	APB1	0x40007400
PWR		0x40007000		0x40007000
USB device FS SRAM		0x40006000	APB1	0x40006C00
USB device FS		0x40005C00	APB1	0x40006800
I2C2		0x40005800		0x40005800
I2C1		0x40005400		0x40005400
USART5 (UART5 in STM32L4 Series)		0x40005000		0x40005000
USART4 (UART4 in STM32L4 Series)		0x40004C00		0x40004C00
USART3		0x40004800		0x40004800
USART2	APB1	0x40004400		0x40004400
SPI3	] /	0x40003C00		0x40003C00
SPI2		0x40003800		0x40003800
IWDG		0x40003000	APB1	0x40003000
WWDG		0x40002C00		0x40002C00
RTC (inc. BKP registers)		0x40002800		0x40002800
LCD		0x40002400		0x40002400
TIM7	1	0x40001400		0x40001400
TIM6	]	0x40001000		0x40001000
TIM5		0x40000C00		0x40000C00
TIM4	]	0x40000800		0x40000800
TIM3	]	0x40000400		0x40000400
TIM2		0x40000000		0x40000000

AN4612 Peripheral migration

Table 9. Peripheral address mapping differences between STM32L1 Series and STM32L4 Series / STM32L4+ Series (continued)

Peripheral	STM32L1 Series		STM32L4 Series / STM32L4+ Series	
	Bus Base address		Bus	Base address <sup>(1)</sup>
RNG				0x50060800
HASH				0x50060400
DCMI			AHB2	0x50050000
GPIOI				0x48002000
USB OTG FS				0x50000000
DMA2D			AHB1	0x4002B000
TSC			AUDI	0x40024000
DFSDM				0x40016000
SAI2				0x40015800
SAI1				0x40015400
TIM17				0x40014800
TIM16			APB2	0x40014400
TIM15		NA	AFD2	0x40014000
TIM8		INA		0x40013400
TIM1				0x40012C00
FIREWALL				0x40011C00
VREF				0x40010030
LPTIM2				0x40009400
SWPMI1				0x40008800
I2C4				0x40008400
LPUART1				0x40008000
LPTIM1			APB1	0x40007C00
CAN2				0x40006800
CAN1				0x40006400
CRS				0x40006000
I2C3				0x40005C00

Table 9. Peripheral address mapping differences between STM32L1 Series and STM32L4 Series / STM32L4+ Series (continued)

Peripheral	STM32L1 Series		STM32L4 Series / STM32L4+ Series		
	Bus Base address		Bus	Base address <sup>(1)</sup>	
QUADSPI			AHB3 <sup>(2)</sup> AHB4	0xA0001000	
OCTOSPI2			AHB3	0xA000 1400	
OCTOSPI1				0xA000 1000	
OCTOSPIM		NA	AHB2	0x5006 1C00	
GFXMMU			AHB1	0x4002 C000	
DMAMUX1				0x4002 0800	
DSIHOST			APB2	0x4001 6C00	
LCD-TFT				0x4001 6800	
Color key:					
= Base address or bus change					
= Not applicable					

On STM32L4 Series / STM32L4+ Series devices on which the peripheral is not implemented, the memory address is reserved.

The system memory mapping has been updated between STM32L1 Series and STM32L4 Series / STM32L4+ Series. Refer to reference manual or datasheet for more details.

STM32L4 Series and STM32L4+ Series feature an additional SRAM (SRAM2) of the following size:

- 64 Kbytes on STM32L4+ Series and STM32L49xxx/4Axxx devices
- 32 Kbytes on STM32L47xxx/48xxx and STM32L45xxx/46xxx devices
- 16 Kbytes on STM32L43xxx/44xxx devices
- 8 Kbytes on STM32L41xxx/42xxx devices

An additional SRAM (SRAM3) of 384 Kbytes is available only in STM32L4+ Series.

The SRAM2 includes the additional features listed below:

- Maximum performance through ICode bus access without physical remap
- Parity check option (32-bit + 4-bit parity check)
- Write protection with 1 Kbyte granularity
- Read protection (RDP)
- Erase by system reset (option byte) or by software
- Content preserved in Low-power run, Low-power sleep, Stop 0, Stop 1, Stop 2 modes
- Content can be preserved (RRS bit set in PWR\_CR3 register) in Standby mode (not the case for SRAM1).

30/83 AN4612 Rev 7

<sup>2.</sup> AHB3 for STM32L47xxx/48xxx, STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx devices, AHB4 for STM32L49xxx/4Axxx devices.

AN4612 Peripheral migration

#### **Bit-banding**

Both STM32L1 Series and STM32L4 Series / STM32L4+ Series support bit-banding on the lowest 1 Mbyte of the SRAM and on the peripheral memory region. However, the peripherals mapped in this bit-banding region are not the same on each series of products.

Detail of the peripherals that are accessible with bit-banding:

- STM32L1 Series: all peripherals except AES and FSMC
- STM32L4 Series: all peripherals except AHB2, AHB3, AHB4, GPIOx, ADC, AES, RNG, FMC, QUADSPI, OTG\_FS, DCMI and HASH.

#### 4.3 Direct memory access controller (DMA)

STM32L1 Series and STM32L4 Series / STM32L4+ Series have the same DMA. Both series of products embed two DMA controllers with up to 7 + 5 channels for STM32L1 Series and with 7 + 7 channels for STM32L4 Series. Each channel is dedicated to manage the memory access requests from one or more peripherals. They have an arbiter for handling the priorities among the DMA requests.

For STM32L4+ Series, each DMA request line is connected in parallel to all the channels of the DMAMUX request line multiplexer. In the rest of STM32L4 Series, the DMA request line is connected directly to the peripherals.

The DMAMUX request multiplexer allows a DMA request line to be routed between the peripherals and the DMA controllers of the product. The routine function is ensured by a programmable multi-channel DMA request line multiplexer. Each channel selects a unique DMA request line, unconditionally or synchronously with events from its DMAMUX synchronization inputs.

*Table 10* presents the differences between the DMA requests of the peripherals in STM32L1 Series and the peripherals in STM32L4 Series / STM32L4+ Series.

Table 10. DMA request differences migrating from STM32L1 Series to STM32L4 Series / STM32L4+ Series

Peripheral	DMA request	STM32L1 Series	STM32L4 Series / STM32L4+ Series <sup>(1)</sup>
ADC	ADC1	DMA1_Channel1	DMA1_Channel1 DMA2_Channel3
	ADC2	NA	DMA1_Channel2 DMA2_Channel4
	ADC3	INA	DMA1_Channel3 DMA2_Channel5
DAC	DAC1_CH1 DAC1_CH2	DMA1_Channel2 <sup>(2)</sup> DMA1_Channel3 <sup>(2)</sup>	NA
	DAC1_CH1	NA	DMA1_Channel3 DMA2_Channel4
	DAC1_CH2	INA	DMA1_Channel4 DMA2_Channel5



AN4612 Rev 7 31/83

Table 10. DMA request differences migrating from STM32L1 Series to STM32L4 Series / STM32L4+ Series (continued)

Peripheral	DMA request	STM32L1 Series	STM32L4 Series / STM32L4+ Series <sup>(1)</sup>
	DFSDM0		DMA1_Channel4
DFSDM	DFSDM1	NA NA	DMA1_Channel5
DI SDIWI	DFSDM2	IVA	DMA1_Channel6
	DFSDM3		DMA1_Channel7
SPI1	SPI1_Rx	DMA1_Channel2	DMA1_Channel2 DMA2_Channel3
OI II	SPI1_Tx	DMA1_Channel3	DMA1_Channel3 DMA2_Channel4
SPI2	SPI2_Rx SPI2_Tx	DMA1_Channel4 DMA1_Channel5	DMA1_Channel4 DMA1_Channel5
SPI3	SPI3_Rx SPI3_Tx	DMA2_Channel1 DMA2_Channel2	DMA2_Channel1 DMA2_Channel2
QUADSPI	QUADSPI	NA	DMA2_Channel7 DMA1_Channel5
USART1	USART1_Rx	DMA1_Channel5	DMA1_Channel5 DMA2_Channel7
USAKTI	USART1_Tx	DMA1_Channel4	DMA1_Channel4 DMA2_Channel6
USART2	USART2_Rx USART2_Tx	DMA1_Channel6 DMA1_Channel7	DMA1_Channel6 DMA1_Channel7
USART3	USART3_Rx USART3_Tx	DMA1_Channel3 DMA1_Channel2	DMA1_Channel3 DMA1_Channel2
UART4	UART4_Rx UART4_Tx	DMA2_Channel3 DMA2_Channel5	DMA2_Channel5 DMA2_Channel3
UART5	UART5_Rx UART5_Tx	DMA2_Channel2 DMA2_Channel1	DMA2_Channel2 DMA2_Channel1
LPUART	LPUART_RX LPUART_TX	NA	DMA2_Channel7 DMA2_Channel6
I2C1	I2C1_Rx	DMA1_Channel7	DMA1_Channel7 DMA2_Channel6
	I2C1_Tx	DMA1_Channel6	DMA1_Channel6 DMA2_Channel7
I2C2	I2C2_Rx I2C2_Tx	DMA1_Channel5 DMA1_Channel4	DMA1_Channel5 DMA1_Channel4
I2C3	I2C3_Rx I2C3_Tx	NA	DMA1_Channel3 DMA1_Channel2
I2C4		- NA	DMA2_Channel1 DMA2_Channel2



AN4612 Peripheral migration

Table 10. DMA request differences migrating from STM32L1 Series to STM32L4 Series / STM32L4+ Series (continued)

Peripheral	DMA request	STM32L1 Series	STM32L4 Series / STM32L4+ Series <sup>(1)</sup>
SDIO	SDIO	DMA2_Channel4	NA
SDMMC	SDMMC		DMA2_Channel4 DMA2_Channel5
TIM1	TIM1_CH1 TIM1_CH2 TIM1_CH4 TIM1_TRIG TIM1_COM TIM1_UP TIM1_CH3	NA	DMA1_Channel2 DMA1_Channel3 DMA1_Channel4 DMA1_Channel4 DMA1_Channel4 DMA1_Channel6 DMA1_Channel7
TIM2	TIM2_UP TIM2_CH1 TIM2_CH2 TIM2_CH3 TIM2_CH4	DMA1_Channel2 DMA1_Channel5 DMA1_Channel7 DMA1_Channel1 DMA1_Channel7	DMA1_Channel2 DMA1_Channel5 DMA1_Channel7 DMA1_Channel1 DMA1_Channel7
TIM3	TIM3_UP TIM3_CH1 TIM3_TRIG TIM3_CH3 TIM3_CH4	DMA1_Channel3 DMA1_Channel6 DMA1_Channel6 DMA1_Channel2 DMA1_Channel3	DMA1_Channel3 DMA1_Channel6 DMA1_Channel6 DMA1_Channel2 DMA1_Channel3
TIM4	TIM4_UP TIM4_CH1 TIM4_CH2 TIM4_CH3	DMA1_Channel7 DMA1_Channel1 DMA1_Channel4 DMA1_Channel5	DMA1_Channel7 DMA1_Channel1 DMA1_Channel4 DMA1_Channel5
TIM5	TIM5_UP TIM5_CH1 TIM5_CH2 TIM5_CH3 TIM5_CH4 TIM5_TRIG TIM5_COM	DMA2_Channel2 DMA2_Channel5 DMA2_Channel4 DMA2_Channel2 DMA2_Channel1 DMA2_Channel1 DMA2_Channel1	DMA2_Channel2 DMA2_Channel5 DMA2_Channel4 DMA2_Channel2 DMA2_Channel1 DMA2_Channel1 DMA2_Channel1
TIM6	TIM6_UP	DMA1_Channel2	DMA1_Channel3 DMA2_Channel4
TIM7	TIM7_UP	DMA1_Channel3	DMA1_Channel4 DMA2_Channel5



Table 10. DMA request differences migrating from STM32L1 Series to STM32L4 Series / STM32L4+ Series (continued)

Peripheral	DMA request	STM32L1 Series	STM32L4 Series / STM32L4+ Series <sup>(1)</sup>	
тім8	TIM8_CH1 TIM8_CH2 TIM8_CH3 TIM8_UP TIM8_CH4 TIM8_TRIG TIM8_COM		DMA2_Channel6 DMA2_Channel7 DMA2_Channel1 DMA2_Channel1 DMA2_Channel2 DMA2_Channel2 DMA2_Channel2	
TIM15	TIM15_CH1 TIM15_UP TIM15_TRIG TIM15_COM	NA	DMA1_Channel5 DMA1_Channel5 DMA1_Channel5 DMA1_Channel5	
TIM16	TIM16_CH1 TIM16_UP TIM16_CH1 TIM16_UP		DMA1_Channel3 DMA1_Channel3 DMA1_Channel6 DMA1_Channel6	
TIM17	TIM17_CH1 TIM17_UP TIM17_CH1 TIM17_UP		DMA1_Channel1 DMA1_Channel1 DMA1_Channel7 DMA1_Channel7	
	SAI1_A	NA	DMA2_Channel1 DMA2_Channel6	
SAI	SAI1_B		DMA2_Channel2 DMA2_Channel7	
SAI	SAI2_A		DMA1_Channel6 DMA2_Channel3	
	SAI2_B		DMA1_Channel7 DMA2_Channel4	
CMDMI	SWPMI_RX		DMA2_Channel1	
SWPMI	SWPMI_TX		DMA2_Channel2	
AES	AES_OUT	DMA2_Channel3	DMA2_Channel3 DMA2_Channel2	
	AES_IN	DMA2_Channel5	DMA2_Channel5 DMA2_Channel1	
DCMI	DCMI	NA	DMA2_Channel7 DMA2_Channel5	
HASH	HASH_IN		DMA2_Channel7	
Color key:  = Feature not available (NA)				

= Feature not available (NA)

= Differences

47/

On the STM32L4 Series and STM32L4+ Series devices on which the peripheral is not implemented, the DMA request is reserved.

For the high-density value line devices, the DAC DMA requests are mapped respectively on DMA1\_Channel 3 and DMA1\_Channel 4.

## 4.4 Interrupts

*Table 11* presents the interrupt vectors in STM32L4 Series / STM32L4+ Series compared to STM32L1 Series.

Table 11. Interrupt vector differences between STM32L1 Series and STM32L4 Series / STM32L4+ Series

<b>5</b>	STM32L1 Series <sup>(1)</sup>			STM32L4 Series /
Position -	Cat.1 and Cat.2 Cat.3 Cat.4 and Cat.5		STM32L4+ Series <sup>(2)</sup>	
0		WWDG		
1		PVD / PVM		
2		TAMPER / CSS		
3		RTC_WKUP		RTC_WKUP
4		FLASH		FLASH
5		RCC		RCC
6		EXTI0		EXTI0
7		EXTI1		EXTI1
8		EXTI2		EXTI2
9		EXTI3		EXTI3
10		EXTI4		EXTI4
11		DMA1_Channel1		DMA1_Channel1
12		DMA1_Channel2		DMA1_Channel2
13		DMA1_Channel3		
14		DMA1_Channel4		
15		DMA1_Channel5		
16		DMA1_Channel6		
17	DMA1_Channel7			DMA1_Channel7
18	ADC1			ADC1_2
19	USB_HP			CAN1_TX
20	USB_LP			CAN1_RX0
21	DAC			CAN1_RX1
22	COMP, TSC (3) COMP/CA		CAN1_SCE	
23	EXTI9_5			EXTI9_5
24	LCD			TIM1_BRK / TIM15
25	TIM9			TIM1_UP / TIM16
26	TIM10			TIM1_TRG_COM / TIM17
27	TIM11			TIM1_CC
28	TIM2			TIM2

Table 11. Interrupt vector differences between STM32L1 Series and STM32L4 Series / STM32L4+ Series (continued)

		· ·	STM32L4 Series /	
Position	Cat.1 and Cat.2	Cat.3	Cat.4 and Cat.5	STM32L4+ Series <sup>(2)</sup>
29		TIM3		
30		TIM4		
31		I2C1_EV		
32		I2C1_ER		I2C1_ER
33		I2C2_EV		I2C2_EV
34		I2C2_ER		I2C2_ER
35		SPI1		SPI1
36		SPI2		SPI2
37		USART1		USART1
38		USART2		USART2
39		USART3		USART3
40		EXTI15_10		EXTI15_10
41		RTC_Alarm		RTC_Alarm
42		USB_FS_WKUP		DFSDM3
43		TIM6		TIM8_BRK
44		TIM7		TIM8_UP
45		TIM5	SDIO	TIM8_TRG_COM
46		SPI3	TIM5	TIM8_CC
47		DMA2_Channel1	SPI3	ADC3
48		DMA2_Channel2	UART4	FMC
49	NA	DMA2_Channel3	UART5	SDMMC
50		DMA2_Channel4	DMA2_Channel1	TIM5
51		DMA2_Channel5	DMA2_Channel2	SPI3
52		AES	DMA2_Channel3	UART4
53		COMP_ACQ	DMA2_Channel4	UART5
54	DMA2_Channel5			TIM6_DACUNDER
55	NA AES			TIM7
56	COMP_ACQ			DMA2_Channel1
57	NA			DMA2_Channel2
58				DMA2_Channel3
59				DMA2_Channel4
60				DMA2_Channel5
61				DFSDM0



Table 11. Interrupt vector differences between STM32L1 Series and STM32L4 Series / STM32L4+ Series (continued)

		STM32L1 Series <sup>(1)</sup>		STM32L4 Series /
Position	Cat.1 and Cat.2	Cat.3	Cat.4 and Cat.5	STM32L4+ Series <sup>(2)</sup>
62				DFSDM1
63				DFSDM2
64				COMP
65				LPTIM1
66				LPTIM2
67				- OTG_FS (STM32L4+ Series, STM32L49xxx/4Axxx and STM32L47xxx/48xxx devices) - USB_FS (STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx devices)
68				DMA2_CH6
69				DMA2_CH7
70				LPUART1
71		NA		<ul><li>– QUADSPI</li><li>– OCTOSPI 1 for STM32L4+ Series</li></ul>
72				I2C3_EV
73				I2C3_ER
74				SAI1
75				SAI2
76				- SWPMI1 - OCTOSPI2 for STM32L4+ Series
77				TSC
78				<ul><li>LCD</li><li>DSIHOST for STM32L4R9xx/4S9xx</li></ul>
79				AES
80				RNG
81				FPU
82				HASH and CRS
83				I2C4_EV
84				I2C4_ER
85				DCMI



Table 11. Interrupt vector differences between STM32L1 Series and STM32L4 Series / STM32L4+ Series (continued)

Position	\$		STM32L4 Series / STM32L4+ Series <sup>(2)</sup>			
Position	Cat.1 and Cat.2	Cat.1 and Cat.2 Cat.3 Cat.4 and Cat.5				
86		·				
87				CAN2_RX0		
88				CAN2_RX1		
89		CAN2_SCE				
90		NA DMA2D		DMA2D		
91						
92		LCD-TFT_ER				
93		GFXMMU				
94		DMAMUX1_OVR				
Color key	<i>'</i> :					
	= Interrupt vector name changed but STM32L4 Series / STM21L4+ Series peripheral still mapped on the same interrupt vector position than in STM32L1 Series					
= Fea	= Feature not available (NA)					
= Diffe	= Differences					

<sup>1.</sup> The categories definitions for the STM32L1 Series are available in the reference manual RM0038.

On the STM32L4 Series and STM32L4+ Series devices on which the peripheral is not implemented, the DMA request is reserved.

<sup>3.</sup> Depending on the STM32L1 product line used.

## 4.5 Reset and clock control (RCC)

The main differences related to RCC (reset and clock controller) between STM32L4 Series / STM32L4+ Series and STM32L1 Series, are presented in *Table 12*.

Table 12. RCC differences between STM32L1 Series and STM32L4 Series / STM32L4+ Series

RCC	STM32L1 Series	STM32L4 Series / STM32L4+ Series
MSI	Multi speed RC factory and user trimmed (64 kHz, 128 kHz, 256 kHz, 512 kHz, 1.02 MHz, 2.05 MHz, 4.1 MHz)	<ul> <li>MSI is a low-power oscillator with programmable frequency up to 48 MHz. It can replace the PLL as system clock (faster wakeup, lower consumption). It can be used as USB device clock (no need for external high-speed crystal oscillator)</li> <li>Multi speed RC factory and user trimmed (100 kHz, 200 kHz, 400 kHz, 800 kHz, 1 MHz, 2 MHz, 4 MHz (default value), 8 MHz, 16 MHz, 24 MHz, 32 MHz and 48 MHz)</li> <li>Auto calibration from LSE</li> </ul>
HSI16	16 MHz RC factor	y and user trimmed
LSI	37 kHz RC	<ul><li>32 kHz RC</li><li>Lower consumption, higher accuracy (refer to product datasheet)</li></ul>
HSE	1 to 24 MHz	4 to 48 MHz
LSE	32.768 kHz	<ul><li>32.768 kHz</li><li>Configurable drive/consumption</li><li>Available in backup domain (VBAT)</li></ul>
HSI48	NA	<ul> <li>48 MHz RC (for STM32L4+ Series, STM32L49xxx/4Axxx, STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx)</li> <li>Can drive USB Full Speed, SDMMC and RNG</li> </ul>
PLL	- Main PLL for system - PLL clock sources: HSI, HSE	<ul> <li>Main PLL for system x2 PLLs for SAI1/2, ADC, RNG, SDMMC and OTG FS clock. (for STM32L4+ Series, STM32L49xxx/4Axxx and STM32L47xxx/48xxx) x1 PLL for SAI1, ADC, RNG, SDMMC, USB FS clock (for STM32L45xxx/46xxx and STM32L43xxx/44xxx)</li> <li>Each PLL provides up to 3 independent outputs</li> <li>The PLL sources are MSI, HSI16, HSE</li> </ul>



Table 12. RCC differences between STM32L1 Series and STM32L4 Series / STM32L4+ Series (continued)

RCC	STM32L1 Series	STM32L4 Series / STM32L4+ Series			
System clock source	MSI, HSI16, HSE or PLL				
System clock frequency	<ul><li>Up to 32 MHz</li><li>2 MHz after reset using MSI</li></ul>	<ul><li>Up to 80 MHz / or 120 MHz for STM32L4+ Series</li><li>4 MHz after reset using MSI</li></ul>			
AHB frequency	Up to 32 MHz	Up to 80 MHz (or up to 120 MHz for STM32L4+ Series)			
APB1 frequency	Up to 32 MHz	Up to 80 MHz (or 120 MHz for STM32L4+ Series)			
APB2 frequency	Up to 32 MHz	Up to 80 MHz (or 120 MHz for STM32L4+ Series)			
RTC clock source	LSI, LSE or HSE clock divided by 2, 4, 8 or 16	LSI, LSE or HSE/32			
MCO clock source	<ul> <li>MCO pin (PA8): SYSCLK, HSI16, HSE, PLLCLK, MSI, LSE, LSI or HSI48 (for STM32L4+ Series, STM32L49xxx/4Axxx, STM32L45xxx/46xxx, STM32L44xxx/43xxx and STM32L41xxx/42xxx)</li> <li>With configurable prescaler, 1, 2, 4, 8 or 16 for each output</li> </ul>				
css	<ul><li>CSS (clock security system)</li><li>CSS on LSE</li></ul>				
Internal oscillator measurement / calibration	<ul> <li>LSE connected to TIM9 or TIM10 CH1 IC: can measure HSI or MSI with respect to LSE clock high precision</li> <li>LSI connected to TIM10 CH1 IC: can measure LSI with respect to HSI or HSE clock precision</li> <li>HSE connected to TIM11 CH1 IC: can measure HSE with respect to LSE/HSI clock</li> <li>MSI connected to TIM11 CH1 IC: can measure MSI with respect to HSI/HSE clock</li> </ul>	<ul> <li>Mainly replacing TIM9/10/11 in STM32L1 Series by TIM15/16/17 in STM32L4 Series</li> <li>LSE connected to TIM15 or TIM16 CH1 IC: can measure HSI16 or MSI with respect to LSE clock high precision</li> <li>LSI connected to TIM16 CH1 IC: can measure LSI with respect to HSI16 or HSE clock precision</li> <li>HSE/32 connected to TIM17 CH1 IC: can measure HSE with respect to LSE/HSI16 clock</li> <li>MSI connected to TIM17 CH1 IC: can measure MSI with respect to HSI16/HSE clock</li> <li>On STM32L45xxx/46xxx and STM32L43xxx/44xxx devices: HSE/32 and MSI connected to TIM16 CH1 IC</li> </ul>			

Table 12. RCC differences between STM32L1 Series and STM32L4 Series / STM32L4+ Series (continued)

		· · · · · · · · · · · · · · · · · · ·			
RCC	STM32L1 Series	STM32L4 Series / STM32L4+ Series			
Interrupt	<ul> <li>CSS (linked to NMI IRQ)</li> <li>LSECSS</li> <li>LSIRDY, LSERDY, HSIRDY, MSIRDY, HSERDY, PLLRDY (linked to RCC global IRQ)</li> </ul>	<ul> <li>CSS (linked to NMI IRQ)</li> <li>LSECSS</li> <li>LSIRDY, LSERDY, HSIRDY, MSIRDY, HSERDY, PLLRDY, PLLSAI1RDY and PLLSAI2RDY (only on STM32L4+ Series, STM32L49xxx/4Axxx and STM32L47xxx/48xxx) (linked to RCC global IRQ)</li> </ul>			
Color key:					
= New feature or new architecture					
= Same feature, but specification change or enhancement					

In addition to the differences described in *Table 12*, the following additional adaptation steps may be needed for the migration:

- Performance versus V<sub>CORE</sub> ranges
- Peripheral access configuration
- Peripheral clock configuration.



AN4612 Rev 7 41/83

## 4.5.1 Performance versus V<sub>CORE</sub> ranges

In STM32L1 Series, the maximum CPU clock frequency and the Flash memory wait-state depend on the selected  $V_{CORE}$  voltage range. but also on the selected  $V_{DD}$  range.

*Table 13* presents the different clock source frequencies depending on different product voltage range.

Table 13. Performance versus  $V_{CORE}$  ranges for STM32L1 Series and STM32L4 Series / STM32L4+ Series $^{(1)}$ 

CPU Power VCORE Value			Max frequency (MHz)							
perform ance	perform ance	range	Value (V)	5 WS	4 WS	3 WS	2 WS	1 WS	0 WS	V <sub>DD</sub> range
				STM32	L1 Seri	es				
High	Low	1	1.8	-	-	-	-	32	16	2.0 to 3.6
Medium	Medium	2	1.5	-	-	-	-	16	8	1.65 to 3.6
Low	High	3	1.2	-	-	-	-	4	2	1.00 10 3.0
				STM32	L4 Seri	es				
High	Medium	1	1.2	-	80	64	48	32	16	NA
Medium	High	2	1.0	-	26	26	18	12	6	NA
			•	STM32L	4+ Ser	ies				
		1 (boost mode)	1.28	120	100	80	60	40	20	NA
High	Medium	1 (normal mode)	1.2	-	-	40	60	40	20	NA
Medium	High	2	1.0	-	-	-	26	16	8	NA

<sup>1.</sup> WS = wait state.

#### 4.5.2 Peripheral access configuration

Since the address mapping of some peripherals has been changed in STM32L4 Series / STM32L4+ Series compared to STM32L1 Series, different registers need to be used to [enable/disable] or [enter/exit] the peripheral [clock] or [from Reset mode]. See *Table 14*.

Table 14. RCC registers used for peripheral access configuration for STM32L1 Series and STM32L4 Series / STM32L4+ Series

Bus	Register STM32L1 Series	Register STM32L4 Series	Comments
	RCC_AHBRSTR	RCC_AHB1RSTR (AHB1) RCC_AHB2RSTR (AHB2) RCC_AHB3RSTR (AHB3) <sup>(1)</sup>	Used to [enter/exit] the AHB peripheral from reset
АНВ	RCC_AHBENR	RCC_AHB1ENR (AHB1) RCC_AHB2ENR (AHB2) RCC_AHB3ENR (AHB3) (1)	Used to [enable/disable] the AHB peripheral clock
	RCC_AHBLPENR	RCC_AHB1SMENR (AHB1) RCC_AHB2SMENR (AHB2) RCC_AHB3SMENR (AHB3) (1)	Used to [enable/disable] the AHB peripheral clock in Sleep mode
	RCC_APB1RSTR	RCC_APB1RSTR1 RCC_APB1RSTR2 <sup>(1)</sup>	Used to [enter/exit] the APB1 peripheral from reset
APB1	RCC_APB1ENR	RCC_APB1ENR1 RCC_APB1ENR2 <sup>(1)</sup>	Used to [enable/disable] the APB1 peripheral clock
	RCC_APB1LPENR	RCC_APB1SMENR1 RCC_APB1SMENR2 (1)	Used to [enable/disable] the APB1 peripheral clock in Sleep mode
	RCC_APB2RSTR		Used to [enter/exit] the APB2 peripheral from reset
APB2		RCC_APB2ENR	Used to [enable/disable] the APB2 peripheral clock
	RCC_APB2LPENR	RCC_APB2SMENR	Used to [enable/disable] the APB2 peripheral clock in Sleep mode

The register configuring the peripherals is not present in the STM32L1 Series, so it is not needed from a migration-only stand point

The configuration to access a given peripheral involves:

- identifying the bus to which the peripheral is connected (refer to Table 9)
- selecting the right register according the needed action (refer to Table 14)

For example, USART1 is connected to the APB2 bus. In order to enable the USART1 clock, the RCC\_APB2ENR register needs to be configured as follows with the STM32Cube HAL driver RCC API:

```
__HAL_RCC_USART1_CLK_ENABLE();
```

In order to disable the USART1 clock during Sleep mode (to reduce power consumption) the RCC\_APB2SMENR register needs to be configured as follows with the STM32Cube HAL driver RCC API:

```
__HAL_RCC_USART1_CLK_SLEEP_ENABLE();
```



AN4612 Rev 7 43/83

#### 4.5.3 Peripheral clock configuration

Some peripherals have a dedicated clock source, independent from the system clock, which is used to generate the clock required for their operation:

#### USB:

In STM32L1 Series, the USB 48 MHz clock is derived from the PLL VCO clock which must be at 96 MHz.

In STM32L4 Series / STM32L4+ Series, the USB 48 MHz clock is derived from one of the following sources:

- Main PLL VCO (PLLUSB1CLK)
- PLLSAI1 VCO (PLLUSB2CLK)
- MSI clock (when the MSI clock is auto-trimmed with the LSE, it can be used by the USB OTG FS device)
- HSI48 internal oscillator (only on STM32L4+ Series, STM32L49xxx/4Axxx, STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx devices).

#### SDIO/SDMMC:

In STM32L1 Series, the SDIO clock (SDIOCLK) is derived from the PLL VCO clock and is equal to PLLVCO/2.

In STM32L4 Series / STM32l4+ Series, the SDMMC clock is derived from one of the following sources:

- Main PLL VCO (PLLUSB1CLK)
- PLLSAI1 VCO (PLLUSB2CLK)
- MSI clock
- HSI48 internal oscillator (only on STM32L4+ Series, STM32L49xxx/4Axxx, STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx devices).

#### RTC and LCD:

The RTC and the LCD glass clock share the same clock source (RTCCLK).

In STM32L1 Series, the RTC and the LCD glass clock are derived from one of the three following sources: LSE, LSI or HSE divided by prescaler (/2, 4, 8, 16).

In STM32L4 Series / STM32L4+ Series, the RTC and the LCD glass clocks are derived from one of the three following sources: LSE clock, LSI clock, or HSE clock divided by 32. The PCLK frequency must always be greater than or equal to the RTC clock frequency.

Note: LCD is not available on STM32L4+ Series.

#### ADC:

44/83

In STM32L1 Series, the ADC features two clock schemes:

- Clock for the analog circuitry: ADCCLK. This clock is always the HSI oscillator clock. A divider by 1, 2 or 4 allows to adapt the clock frequency to the operating conditions of the device. This configuration is done using the ADC\_CCR[ADCPRE] bits. The ADC clock depends also on the voltage range VCORE. When the product voltage range 3 is selected (VCORE = 1.2 V), the ADC is in low speed (ADCCLK = 4 MHz, 250 Ksps).
- Clock for the digital interface (used for the read/write access of the register). This
  clock is the APB2 clock. The digital interface clock is enabled/disabled through the
  RCC\_APB2ENR register (ADC1EN bit) and there is a bit to reset the ADC through
  the RCC\_APB2RSTR[ADCRST] bit.

AN4612 Rev 7

In STM32L4 Series / STM32L4+ Series, the input clock of the two ADCs (master and slave) can be selected between two different clock sources:

- Derived (selected by software) from system clock (SYSCLK), PLLSAI1 VCO<sup>(a)</sup> (PLLADC1CLK) or PLLSAI2 VCO<sup>(b)</sup> (PLLADC2CLK). In this mode, a programmable divider factor can be selected (1, 2, ..., 256 according to bits PREC[3:0]).
- Derived from the AHB clock of the ADC bus interface, divided by a programmable factor (1, 2 or 4). In this mode, a programmable divider factor can be selected (1, 2 or 4 according to bits CKMODE[1:0]). Refer to the STM32L4 Series / STM32L4+ Series reference manual for more details.

#### DAC:

In STM32L4 Series / STM32L4+ Series, in addition to the PCLK1 clock, the LSI clock is used for the sample and hold operation.

#### U(S)ARTs:

In STM32L1 Series, the U(S)ART clock is the APB1 or APB2 clock, depending on which APB bus is mapped to the U(S)ART.

In STM32L4 Series / STM32L4+ Series, the U(S)ART clock is derived from one of the four following sources: system clock (SYSCLK), HSI16, LSE, APB1 or APB2 clock (depending on which APB bus is mapped to the U(S)ART)

Using a source-clock independent from the system clock (like HSI16) allows to change the system clock on-the-fly without need to reconfigure the U(S)ART peripheral baud rate prescalers.

#### I2Cs:

In STM32L1 Series, the I2C clock is the APB1 clock (PCLK1).

In STM32L4 Series / STM32L4+ Series, the I2C clock is derived from one of the three following sources: system clock (SYSCLK), HSI16 or APB1 (PCLK1).

Using a source-clock independent from the system clock (like HSI16) allows to change the system clock on-the-fly without need to reconfigure I2C peripheral timing register.

#### I2S/SAI:

In STM32L1 Series, the I2S clocks are derived from one of the three following sources: HSI16, HSE or PLL clock.

In STM32L4 Series / STM32L4+ Series, the I2S peripherals are not available and they are replaced by the SAIs.

In STM32L4 Series / STM32L4+ Series, the I2S peripherals are not available and replaced by SAIs.

For STM32L4+ Series, STM32L49xxx/4Axxx and STM32L47xxx/48xxx devices, the SAI clocks are derived from one of the four following sources:

- An external clock mapped on SAI1\_EXTCLK or SAI2\_EXTCLK
- PLLSAI1 VCO (PLLSAI1CLK)
- PLLSAI2 VCO (PLLSAI2CLK)
- Amain PLL VCO (PLLSAI3CLK)

b. PLLSAI2VCO (PLLADC2CLK) is a clock source only on STM32L49xxx/4Axxx and STM32L47xxx/48xxx devices.



AN4612 Rev 7 45/83

a. Not available on STM32L41xxx/42xxx, only SYSCLK could be used on those devices.

For STM32L45xxx/46xxx and STM32L43xxx/44xxx devices, the SAI clocks are derived from one of the four following sources:

- An external clock mapped on SAI1\_EXTCLK for SAI1
- PLLSAI1 (P) divider output (PLLSAI1CLK)
- Amain PLL (P) divider output (PLLSAI2CLK)
- HSI16 clock



## 4.6 Power control (PWR)

In STM32L4 Series / STM32L4+ Series, the PWR controller presents some differences versus the one in STM32L1 Series. These differences are summarized in *Table 15*.

Table 15. PWR differences between STM32L1 Series and STM32L4 Series / STM32L4+ Series

PWR	STM32L1 Series	STM32L4 Series / STM32L4+ Series
	<ul> <li>V<sub>DD</sub> = 1.8 V at power on or 1.65 V at power down to 3.6 V when the BOR is available</li> <li>V<sub>DD</sub> = 1.65 V to 3.6 V when BOR is not available</li> <li>V<sub>DD</sub> is the external power supply for I/Os and internal regulator</li> <li>It is provided externally through V<sub>DD</sub> pins</li> </ul>	<ul> <li>V<sub>DD</sub> = 1.71 to 3.6 V: external power supply for I/Os and internal regulator.</li> <li>It is provided externally through V<sub>DD</sub> pins</li> </ul>
	<ul> <li>V<sub>CORE</sub> = 1.2 to 1.8 V</li> <li>V<sub>CORE</sub> is the power supply for digital peripherals, SRAM and Flash memory</li> <li>It is generated by a internal voltage regulator</li> <li>Three V<sub>CORE</sub> ranges can be selected by software depending on V<sub>DD</sub> and target frequency</li> </ul>	<ul> <li>V<sub>CORE</sub> = 1.0 to 1.28 V</li> <li>V<sub>CORE</sub> is the power supply for digital peripherals, SRAM and Flash memory</li> <li>It is generated by a internal voltage regulator</li> <li>Two V<sub>CORE</sub> ranges can be selected by software depending on target frequency</li> </ul>
Power supplies	NA	$V_{\rm BAT}$ = 1.55 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when $V_{\rm DD}$ is not present
	$V_{DD}$ and $V_{DDA}$ must be at the same voltage value	Independent power supplies (V <sub>DDA</sub> , V <sub>DDUSB</sub> , V <sub>DDIO2</sub> ) allow to improve power consumption by running MCU at lower supply voltage than analog and USB
	<ul> <li>V<sub>SSA</sub>, V<sub>DDA</sub> =         <ul> <li>1.8 V at power on</li> <li>or 1.65 V at power down</li> <li>to 3.6 V when BOR is available</li> </ul> </li> <li>V<sub>SSA</sub>, V<sub>DDA</sub> = 1.65 to 3.6 V when BOR is not available</li> <li>V<sub>DDA</sub> is the external analog power supply for ADC, DAC, reset blocks, RC oscillators and PLL.</li> <li>The minimum voltage to be applied to V<sub>DDA</sub> is 1.8 V when the ADC is used</li> <li>V<sub>DDA</sub> and V<sub>SSA</sub> must be connected to V<sub>DD</sub> and V<sub>SS</sub> respectively</li> </ul>	<ul> <li>V<sub>SSA</sub>, V<sub>DDA</sub> =         <ul> <li>1.62 V (ADCs/COMPs) to 3.6 V</li> <li>1.8 V (DAC/OPAMPs) to 3.6 V</li> <li>2.4 V (VREFBUF) to 3.6 V</li> </ul> </li> <li>V<sub>DDA</sub> is the external analog power supply for A/D and D/A converters, voltage reference buffer, operational amplifiers and comparators</li> <li>The V<sub>DDA</sub> voltage level is independent from the V<sub>DD</sub> voltage</li> </ul>



AN4612 Rev 7 47/83

Table 15. PWR differences between STM32L1 Series and STM32L4 Series / STM32L4+ Series (continued)

PWR	STM32L1 Series	STM32L4 Series / STM32L4+ Series
	<ul> <li>V<sub>LCD</sub> = 2.5 to 3.6 V</li> <li>The LCD controller can be powered either externally through the VLCD pin, or internally from an internal voltage generated by the embedded step-up converter</li> </ul>	V <sub>LCD</sub> = 2.5 to 3.6 V (idem STM32L1 Series)
Power supplies (continued)	NA	<ul> <li>V<sub>DDUSB</sub> = 3.0 V to 3.6 V</li> <li>V<sub>DDUSB</sub> is the external independent power supply for USB transceivers</li> <li>The V<sub>DDUSB</sub> voltage level is independent from the V<sub>DD</sub> voltage</li> <li>V<sub>DDIO2</sub> = 1.08 V to 3.6 V</li> <li>V<sub>DDIO2</sub> is the external power supply for 14 I/Os (Port G[15:2])</li> <li>The V<sub>DDIO2</sub> voltage level is independent from the V<sub>DD</sub> voltage Not applicable for STM32L45xxx/46xxx, STM32L43xxx/44xxx nor STM32L41xxx/42xxx devices</li> <li>Available only on SM32L4R9xx/4S9xx</li> <li>VDDDSI is independent DSI power supply dedicated for the DSI regulator and the MIPI D-PHY</li> <li>This supply must be connected to the global VDD</li> <li>Available only on SM32L4R9xx/4S9xx</li> <li>VCAPDSI is the output of the DSI regulator (1.2 V) which must be connected externally to VDD12DSI</li> <li>Available only on SM32L4R9xx/4S9xx</li> <li>VDD12DSI is used to supply the MIPI D-PHY, and to supply the clock and data lanes pins</li> <li>An external capacitor of 2.2μF must be connected on the VDD12DSI pin</li> </ul>
Battery backup domain		<ul> <li>RTC with backup registers (128 bytes)</li> <li>LSE</li> <li>PC13 to PC15 I/Os</li> <li>3 tamper pins</li> </ul>



Table 15. PWR differences between STM32L1 Series and STM32L4 Series / STM32L4+ Series (continued)

PWR	STM32L1 Series	STM32L4 Series / STM32L4+ Series				
	<ul><li>Integrated POR / PDR circuitry</li><li>Programmable voltage detector (PVD)</li></ul>					
Power supply	<ul><li>Brownout reset (BOR)</li><li>BOR can be disabled after power-on</li></ul>	<ul><li>Brownout reset (BOR)</li><li>BOR is always enabled, except in Shutdown mode</li></ul>				
supervisor	NA	4 peripheral voltage monitoring (PVM):  - PVM1 for V <sub>DDUSB</sub> - PVM2 for V <sub>DDIO2</sub> (for STM32L4+ Series, STM32L49xxx/4Axxx and STM32L47xxx/48xxxonly)  - PVM3 / PVM4 for V <sub>DDA</sub> (~1.65 V/ ~2.2 V)				
	Sleep mode					
	<ul><li>Low-power run mode (up to 128 kHz)</li><li>Low-power sleep mode (up to 128 kHz)</li></ul>	<ul> <li>Low-power run mode (up to 2 MHz)</li> <li>Low-power sleep mode (up to 2 MHz)</li> <li>System clock is limited to 2 MHz, but I2C and U(S)ART/LPUART can be clocked with HSI16 at 16 MHz</li> </ul>				
Low-power modes	Stop mode	<ul><li>Stop 0, Stop 1 and Stop 2 mode</li><li>Some additional functional peripherals (cf wakeup source)</li></ul>				
inodes	Standby mode (V <sub>CORE</sub> domain powered off)	Standby mode (V <sub>CORE</sub> domain powered off) with new features:  - BOR is always ON  - SRAM2 content can be preserved  - Pull-up or pull-down can be applied on each I/O				
	NA	Shutdown mode (V <sub>CORE</sub> domain powered off and power monitoring off)				
External SMPS	NA	<ul> <li>Support for external SMPS for high-power efficiency.</li> <li>Refer to AN4978.</li> </ul>				



Table 15. PWR differences between STM32L1 Series and STM32L4 Series / STM32L4+ Series (continued)

PWR	STM32L1 Series	STM32L4 Series / STM32L4+ Series				
	Sleep mode Any peripheral interrupt/wakeup event					
	Stop mode  - Any EXTI line event/interrupt  - BOR, PVD, COMP, RTC, USB, IWDG	Stop mode  - Any EXTI line event/interrupt  - BOR, PVD, PVM, COMP, RTC, USB, IWDG, U(S)ART, LPUART, I2C, SWP, LPTIM, LCD				
Wake-up sources	Standby mode  - 3 WKUP pins rising edge  - RTC event  - External reset in NRST pin  - IWDG reset	Standby mode  - Up to 5 WKUP pins rising or falling edge  - RTC event  - External reset in NRST pin  - IWDG reset				
	NA	Shutdown mode  - Up to 5 WKUP pins rising or falling edge  - RTC event  - External reset in NRST pin				
	Wakeup from Stop mode MSI (all ranges up to 4.1 MHz)	Wakeup from Stop mode HSI16 16 MHz or MSI (all ranges up to 48 MHz) allowing 5 µs wakeup at high speed without waiting for PLL startup time				
Wake-up clocks	Wakeup from Standby mode MSI 2.097 MHz	Wakeup from Standby mode MSI (ranges from 1 to 8 MHz)				
	NA	Wakeup from Shutdown mode MSI 4 MHz				
Configuration	NA	<ul> <li>In STM32L4 Series / STM32L4+ Series the registers are different</li> <li>From 2 registers in STM32L1 Series to up to 25 registers in STM32L4 Series / STM32l4+ Series</li> <li>4 control registers</li> <li>2 status registers</li> <li>1 status clear register</li> <li>2 registers per GPIO port (A,B,I) for controlling pull-up and pull-down</li> <li>Most configuration bits from STM32L1 Series can be found in STM32L4 Series / STM32L4+ Series (but sometime may have different programming mode)</li> </ul>				
Color key:						
= New feature or new architecture  = Same feature, but specification change or enhancement  = Feature not available (NA)  = Differences						



## 4.7 Real-time clock (RTC)

STM32L4 Series / STM32L4+ Series and STM32L1 Series implement almost the same features on the RTC. *Table 16* shows the differences.

Table 16. RTC differences between STM32L1 Series and STM32L4 Series / STM32L4+ Series

RTC	STM32L1 Series	STM32L4 Series / STM32L4+ Series				
Features	<ul> <li>Coarse digital calibration (kept for compatibility only)</li> <li>New developments must only use smooth calibration</li> </ul>	Only smooth calibration available				
	1 tamper pin (available in VBAT)	3 tamper pins (available in VBAT				
	80-byte backup registers	128-byte backup registers				
Configuration	-	<ul> <li>RTC_CR/DCE not available</li> <li>RTC_CALIB register not available</li> <li>RTC_TAFCR (L1) -&gt; RTC_TAMPCR (L4) Except bit ALARMOUTTYPE available on RTC_OR/RTC_ALARM_TYPE</li> </ul>				
Color key:						
= Same feature, but specification change or enhancement						
= Feature not available (NA)						

For more information about the RTC features of the STM32L4 Series / STM32L4+ Series, refer to the RTC section of the STM32L4 Series and STM32L4+ Series reference manuals.



AN4612 Rev 7 51/83

## 4.8 System configuration controller (SYSCFG) and RI

STM32L4 Series / STM32L4+ Series and STM32L1 Series implement almost the same features on the SYSCFG.

Table 17 shows the differences.

Table 17. SYSCFG - RI differences between STM32L1 Series and STM32L4 Series

SYSCFG - RI	STM32L1 Series	STM32L4 Series / STM32L4+ Series
RI features	TIM2/TIM3/TIM4's input captures 1,2,3 and four routing selections from selectable I/Os:  Routing of internal reference voltage VREFINT to selectable I/Os for all packages  Up to 40 external I/Os + 3 internal nodes (internal reference voltage + temperature sensor + V <sub>DD</sub> and V <sub>DD</sub> /2 measurement by VCOMP) can be used for data acquisition purposes in conjunction with the ADC interface  Input and output routing of COMP1 and COMP2	<ul> <li>The RI IO switches control used for the Touch Sense application has been replaced by a dedicated peripheral (TSC) in STM32L4 Series / STM32L4+ Series</li> <li>The remaining switches control (for ADC, COMP) and internal interconnects are managed inside each specific peripheral in STM32L4 Series / STM32L4+ Series. The overall functionality is not equivalent</li> </ul>
SYSCFG features	- Remapping memory areas  - Managing the external interrupt line connection to the GPIOs  - Configuring USB pull-up resistor	<ul> <li>Remapping memory areas</li> <li>Managing the external interrupt line connection to the GPIOs</li> <li>Managing robustness feature</li> <li>Setting SRAM2 write protection and software erase</li> <li>Configuring FPU interrupts</li> <li>Enabling the firewall</li> <li>Enabling /disabling I2C Fast-mode Plus driving capability on some I/Os and voltage booster for I/Os analog switches</li> </ul>
Configuration	-	<ul> <li>Most registers from STM32L1 Series are identical in STM32L4 Series / STM32L4+ Series</li> <li>A few bits are different and EXTI configuration may differ (number of GPIOs is different depending on the product)</li> </ul>
Color key:		
= Same feature, but specification change or enhancement		
= Feature not available (NA)		



### 4.9 General-purpose I/Os (GPIO) interface

The GPIO peripheral of STM32L4 Series / STM32L4+ Series embeds identical features compared to the one present on the STM32L1 Series.

Minor adaptation of the code written for the STM32L1 Series using the GPIO may be required on STM32L4 Series / STM32L4+ Series due to:

- Mapping of particular function on different GPIOs (see pinout difference in *Section 2: Hardware migration*.
- Alternate function selection differences (AFSELy[3:0] in registers GPIOx\_AFRL and GPIOx\_AFRH).

The main GPIO features are:

- GPIO mapped on AHB bus for better performance.
- I/O pin multiplexer and mapping: the pins are connected to on-chip peripherals/modules through a multiplexer that allows only one peripheral alternate function (AF) connected to an I/O pin at a time. In this way, no conflict can occur between peripherals sharing the same I/O pin.
- More possibilities and features for I/O configuration.

For more information on the STM32L4 Series / STM32L4+ Series GPIO programming and usage, refer to the "I/O pin multiplexer and mapping" section in the GPIO chapter of the STM32L4 Series and STM32L4+ Series reference manuals. For detailed description of the pinout and alternate function mapping, refer to the product datasheets.

# 4.10 Extended interrupts and events controller (EXTI) source selection

The external interrupt/event controller (EXTI) is very similar on both the STM32L1 Series and the STM32L4 Series / STM32L4+ Series. *Table 18* shows the main differences.

Table 18. EXTI differences between STM32L1 Series and STM32L4 Series / STM32L4+ Series

EXTI	STM32L1 Series	STM32L4 Series / STM32L4+ Series
Number of event/interrupt lines	Up to 24 lines	Up to 41 lines:  - 12 direct, 26 configurable on STM324Rxxx/4Sxxx  - 15 direct, 26 configurable on STM32L49xxx/4Axxx devices  - 14 direct, 26 configurable on STM32L47xxx/48xxx devices  - 12 direct, 25 configurable on STM32L43xxx/44xxx and STM32L41xxx/42xxx devices



AN4612 Rev 7 53/83

## Table 18. EXTI differences between STM32L1 Series and STM32L4 Series / STM32L4+ Series (continued)

EXTI	STM32L1 Series	STM32L4 Series / STM32L4+ Series
Configuration	-	The selection of EXTI line source is performed through EXTIx bits in SYSCFG_EXTICRx registers (in STM32L1 and STM32L4 Series / STM32L4+ Series). However, the mapping of the EXTICRx registers has been changed
Color key:		
= Same feature, but specification change or enhancement		

## 4.11 Flash memory

*Table 19* presents the differences between the Flash interface of STM32L1 Series and STM32L4 Series / STM32L4+ Series.

The STM32L4 Series and STM32L4+ Series instantiates a different Flash module both in terms of architecture/technology and interface, consequently the STM32L4 Series / STM32L4+ Series Flash memory programming procedures and registers are different from the ones for STM32L1 Series, and any code written for the FLASH interface in STM32L1 Series needs to be rewritten to run in STM32L4 Series and STM32L4+ Series.

For more information on programming, erasing and protection of the STM32L4 Series / STM32L4+ Series Flash memory, refer to STM32L4 Series and STM32L4+ Series reference manuals.



Table 19. Flash memory differences between STM32L1 Series and STM32L4 Series / STM32L4+ Series

Flash	STM32L1 Series	STM32L4 Series / STM32L4+ Series
	0x0800 0000 to (up to) 0x0805 FFFF	<ul><li>0x0800 0000 to (up to) 0x080F FFFF</li><li>0x0800 0000 to (up to) 0x081F FFFF (only for STM32L4+ Series)</li></ul>
Main / Program memory	<ul> <li>Up to 512 Kbytes</li> <li>Split in 2 Banks</li> <li>Each bank: up to 256 Kbytes</li> <li>Sector size = 4 Kbyte: 16 Pages of 256 bytes</li> <li>Programming granularity: 32-bit</li> <li>Read granularity: 64/32-bit</li> </ul>	<ul> <li>For STM32L4+ Series:     Up to 2 Mbytes     Split in 2 banks     When dual bank is enabled each bank:     256 pages of 8 Kbytes and each page:     8 rows of 512 bytes     When dual bank is disabled memory     block contains 256 pages of 4 Kbyte     and each page: 8 rows of 1024 bytes</li> <li>For STM32L49xxx/4Axxx and     STM32L47xxx/48xxx:     Up to 1 Mbytes     Split in 2 banks     Each bank: 256 pages of 2 Kbytes     Each page: 8 rows of 256 bytes</li> <li>For STM32L45xxx/46xxx:     Up to 512 Kbytes     1 bank     256 pages of 2 Kbytes     Each page: 8 rows of 256 bytes</li> <li>For STM32L43xxx/44xxx:     Up to 256 Kbytes     1 bank     128 pages of 2 Kbytes     Each page: 8 rows of 256 bytes</li> <li>For STM32L41xxx/42xxx:     Up to 128 Kbytes     1 bank     64 pages of 2 Kbytes     Each page: 8 rows of 256 bytes</li> <li>Programming and read granularity: 72-bit (incl 8 ECC bits)</li> </ul>
Features	<ul><li>Read while write (RWW)</li><li>Dual bank boot</li><li>ECC (data EEPROM only)</li></ul>	<ul> <li>Read while write (RWW)</li> <li>Dual bank boot (only for STM32L4+ Series, STM32L49xxx/4Axxx and STM32L47xxx/48xxx)</li> <li>ECC</li> </ul>
	NA	<ul> <li>ECC</li> <li>Flash empty check (only for STM32L4+ Series, STM32L49xxx/4Axxx, STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx)</li> </ul>



Table 19. Flash memory differences between STM32L1 Series and STM32L4 Series / STM32L4+ Series (continued)

Flash	STM32L1 Series	STM32L4 Series / STM32L4+ Series
Wait state	Up to 1 (depending on the supply voltage and frequency)	Up to 5 (depending on the core voltage and frequency)
ART Accelerator™	NA	Allowing 0 wait state when executing from the cache
Data EEPROM memory	<ul> <li>4 Kbytes 0x0808 0000 to 0x0808 0FFF (Cat.1,2)</li> <li>8 Kbytes 0x0808 0000 to 0x0808 1FFF (Cat.3)</li> <li>12 Kbytes 0x0808 0000 to 0x0808 2FFF (Cat.4)</li> <li>16 Kbytes 0x0808 0000 to 0x0808 3FFF (Cat.5)</li> </ul>	N/A (can be emulated by SW)
System memory	<ul> <li>4 Kbytes 0x1FF0 0000 to 0x1FF0 0FFF (Cat.1,2)</li> <li>8 Kbytes 0x1FF0 0000 to 0x1FF0 1FFF (Cat.3,4,5)</li> </ul>	<ul> <li>27 Kbytes 0x1FFF 0000 to 0x1FFF 6FFF (bank1)</li> <li>27 Kbytes 0x1FFF 8000 to 0x1FFF EFFF (bank2)</li> <li>Only bank1 for STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx</li> </ul>
One time programmable (OTP)	NA	1 Kbytes 0x1FFF 7000 to 0x1FFF 73FF (bank1)
Option bytes	- 0x1FF8 0000 to 0x1FF8001F (all Cat.x) - 0x1FF8 0080 to 0x1FF8 009F (Cat.4,5)	<ul> <li>- 0x1FFF 7800 to 0x1FFF 780F (bank1)</li> <li>- 0x1FFF F800 to 0x1FFF F80F (bank2)</li> <li>- Only bank1 for STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx</li> <li>- For STM32L4+ Series: 0x1FF0 0000 to 0x1FF0 0020 (bank 1) 0x1FF0 1000 to 0x1FF0 1020 (bank 2)</li> </ul>
Flash memory	0x4002 3C00 to 0x4002 3FFF	0x4002 2000 to 0x4002 23FF
interface	-	Different from STM32L1 Series
Erase granularity	<ul> <li>Program memory:         <ul> <li>Mass/Page (256 byte)</li> </ul> </li> <li>DATA EEPROM memory:         <ul> <li>byte/ halfword/ word / double word</li> </ul> </li> </ul>	Page erase (2 Kbyte), Bank erase and Mass erase (all banks)
Read	<ul><li>Level 0 no protection</li><li>RDP = 0xAA</li></ul>	
protection (RDP)	<ul><li>Level 1 memory protection</li><li>RDP ≠ (Level 2 &amp; Level 0)</li></ul>	
Level 2 RDP = 0xCC (1)		DP = 0xCC <sup>(1)</sup>



Table 19. Flash memory differences between STM32L1 Series and STM32L4 Series / STM32L4+ Series (continued)

Flash	STM32L1 Series	STM32L4 Series / STM32L4+ Series
Proprietary code readout protection (PCROP)	Granularity: 1 sector (4 Kbyte)	<ul> <li>1 PCROP area per bank</li> <li>Granularity: 64-bit</li> <li>PCROP_RDP option: PCROP area preserved when RDP level decreased</li> <li>For STM32L4+ Series: Dual bank: 1PCROP area per bank Single bank: 2 PCROP area</li> </ul>
Write protection (WRP)	Granularity: 1 sector (4 Kbyte)	<ul> <li>Two write protection areas per bank</li> <li>Granularity: 2 Kbytes</li> <li>For STM32L4+ Series: Dual bank: 2 areas per bank Single bank: 4 areas </li> </ul>



Table 19. Flash memory differences between STM32L1 Series and STM32L4 Series / STM32L4+ Series (continued)

Flash	STM32L1 Series	STM32L4 Series / STM32L4+ Series	
	nRST_STOP	nRST_STOP	
	nRST_STDBY	nRST_STDBY	
	IWDG_SW	IWDG_SW	
	NA	IWDG_STOP, IWDG_STDBY	
	NA NA	WWDG_SW	
	BOR_LEV[3:0]	BOR_LEV[2:0]	
	nBFB2	BFB2 (except for STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx devices)	
		nBOOT1	
		SRAM2_RST, SRAM2_PE	
User option bytes	NA	DUAL BANK (except for STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx)	
		nBOOT0 (for STM32L4+ Series, STM32L49xxx/4Axxx, STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx)	
		nSWBOOT0 (for STM32L4+ Series, STM32L49xxx/4Axxx, STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx)	
		DBANK (only for STM32L4+ Series)	
		DB1M (only for STM32L4+ Series)	
Color key:			
= New featu	= New feature or new architecture		
= Same feature, but specification change or enhancement			
= Feature not available (NA)			
= Difference	= Differences		



# 4.12 Universal synchronous asynchronous receiver transmitter (U(S)ART)

STM32L4 Series and STM32L4+ Series implement several new features on U(S)ART compared to STM32L1 Series.

Table 20 shows the differences.

Table 20. U(S)ART differences between STM32L1 Series and STM32L4 Series

U(S)ART	STM32L1 Series	STM32L4 Series / STM32L4+ Series
Instances	x3 USART x2 UART	<ul> <li>x3 USART</li> <li>x2 UART for STM32L4+ Series, STM32L49xxx/4Axxx and STM32L47xxx/48xxx</li> <li>x1 UART for STM32L45xxx/46xxx</li> <li>x1 LPUART</li> </ul>
Baud rate	Up to 4 Mbit/s when the clock frequency is 32 MHz and oversampling is by 8	Up to 10 Mbit/s when the clock frequency is 80 MHz and oversampling is by 8
Clock	Single clock domain	Dual clock domain allowing:  - UART functionality and wakeup from Stop mode  - Convenient baud rate programming independent from the PCLK reprogramming
Data	Word length: programmable (8 or 9 bits)	<ul> <li>Word length: programmable (7, 8 or 9 bits)</li> <li>Programmable data order with MSB-first or LSB-first shifting</li> </ul>
Interrupt	10 interrupt sources with flags	<ul><li>14 interrupt sources with flags</li><li>23 interrupt sources with flags for STM32L4+ Series</li></ul>
Features	<ul> <li>RS232 hardware flow control (CTS/RTS)</li> <li>Continuous communication using DMA</li> <li>Multiprocessor communication</li> <li>Single-wire half-duplex communication</li> <li>IrDA SIR ENDEC block</li> <li>LIN mode</li> <li>SPI master</li> </ul>	
	<ul> <li>Smartcard mode T = 0 and T = 1 is to be implemented by software</li> <li>Number of stop bits: 0.5, 1, 1.5, 2</li> </ul>	<ul> <li>Smartcard mode T = 0, T=1 are supported</li> <li>Features are added to support T = 1 such as receiver timeout, block length, end of block detection, binary data inversion etc)</li> <li>Number of stop bits: 1, 1.5, 2</li> </ul>

Table 20. U(S)ART differences between STM32L1 Series and STM32L4 Series

U(S)ART	STM32L1 Series	STM32L4 Series / STM32L4+ Series	
Features	NA	<ul> <li>Wakeup from Stop mode (Start bit, Received byte, Address match)</li> <li>Support for ModBus communication: Timeout feature CR/LF character recognition.</li> <li>Two internal FIFOs for transmit and receive data (for STM32L4+ Series)</li> <li>SPI slave (for STM32L4+ Series)</li> <li>Receiver timeout interrupt (except LPUART)</li> <li>Auto baud rate detection (except LPUART)</li> <li>Driver enable</li> <li>Swappable Tx/Rx pin configuration</li> <li>LPUART does not support Synchronous mode (SPI master), Smartcard mode, IrDA, LIN, ModBus, Receiver timeout interrupt, Auto baud rate detection</li> </ul>	
Configuration	-	<ul> <li>L1 registers and associated bits are not identical in STM32L4 Series / STM32L4+ Series</li> <li>Refer to STM32L4 Series and STM32L4+ Series reference manuals for details</li> </ul>	
Color key:			
= New featu	ure or new architecture		
= Same fea	= Same feature, but specification change or enhancement		
= Feature n	= Feature not available (NA)		
= Difference	es		



## 4.13 Inter-integrated circuit (I2C) interface

STM32L4 Series / STM32L4+ Series implement a different I2C peripheral which allows an easier software management.

Table 21 shows the differences.

Table 21. I2C differences between STM32L1 Series and STM32L4 Series / STM32L4+ Series

I2C	STM32L1 Series	STM32L4 Series / STM32L4+ Series
Instances	x2 (I2C1, I2C2)	<ul> <li>x3 for STM32L47xxx/48xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx</li> <li>x4 for STM32L4+ Series, STM32L49xxx/4Axxx and STM32L45xxx/46xxx</li> </ul>
Features	<ul> <li>7-bit and 10-bit Addressing mode</li> <li>SMBus</li> <li>Standard mode (Sm, up to 100 kHz)</li> <li>Fast mode (Fm, up to 400 kHz)</li> </ul>	
	NA	<ul><li>Fast mode Plus (Fm+, up to 1 MHz)</li><li>Independent clock</li><li>Wakeup from Stop on address match</li></ul>
Configuration	-	<ul> <li>Register configuration is very different in STM32L1 Series and STM32L4 Series / STM32L4+ Series</li> <li>Refer to STM32L4 Series and STM32L4+ Series reference manuals for details.</li> </ul>
Color key:		
= New feature or new architecture		
= Same feature, but specification change or enhancement		
= Differences		



AN4612 Rev 7 61/83

# 4.14 Serial peripheral interface (SPI) /IC to IC sound (I2S) / Serial audio interface (SAI)

STM32L4 Series / STM32L4+ Series and STM32L1 Series implement almost the same features on the SPI (apart from the I2S).

Table 22 shows the differences.

Table 22. SPI differences between STM32L1 Series and STM32L4 Series / STM32L4+ Series

SPI	STM32L1 Series	STM32L4 Series / STM32L4+ Series
Instances	x3 (SPI1, SPI2, SPI3)	х3
Features	SPI + I2S	<ul> <li>I2S feature is not supported by SPI on STM32L4 Series / STM32L4+ Series</li> <li>SAI interfaces are available instead: x2 for STM32L4+ Series, STM32L49xxx/4Axxx and STM32L47xxx/48xxx x1 for STM32L45xxx/46xxx and STM32L43xxx/44xxx</li> </ul>
Data size	Fixed, configurable to 8 or 16 bits	Programmable from 4 to 16-bit
Data buffer	Tx & Rx 16-bit buffers (single data frame)	32-bit Tx & Rx FIFOs (up to 4 data frames)
Data packing	No (16-bit access only)	Yes (8-bit, 16-bit or 32-bit data access, programmable FIFOs data thresholds)
Mode	- SPI TI mode - SPI Motorola mode	<ul><li>SPI TI mode</li><li>SPI Motorola mode</li><li>NSSP mode</li></ul>
Speed	16 MHz (core at 32 MHz)	40 MHz (core at 80 Mhz)
Configuration	-	The data size and Tx/Rx flow handling are different in STM32L1 and STM32L4 Series / STM32L4+ Series hence requiring different SW sequences
Color key:		
= New feature or new architecture		
= Same feature, but specification change or enhancement		
= Differences		



#### Migrating from I2S to SAI:

STM32L4 Series / STM32L4+ Series do not include an I2S interface as part of the SPI peripheral but two serial audio interfaces instead.

Table 23 shows the main differences between the I2S and the SAI.

Table 23. I2S/SAI differences between STM32L1 Series and STM32L4 Series / STM32L4+ Series

I2S/SAI	STM32L1 Series (I2S)	STM32L4 Series / STM32L4+ Series (SAI)
Instances	x2	<ul> <li>x2 (SAI1, SAI2) for STM32L4+ Series, STM32L49xxx/4Axxx and STM32L47xxx/48xxx</li> <li>x1 (SAI1) for STM32L45xxx/46xxx and STM32L43xxx/44xxx</li> </ul>
	Full-duplex communication.	Two independent audio sub-blocks (per SAI) which can be transmitters or receivers with their respective FIFOs
Features	Master or slave operations	<ul> <li>Synchronous or Asynchronous mode between the audio sub-blocks</li> <li>Possible synchronization between multiple SAIs</li> <li>Master or slave configuration independent for both audio sub-blocks</li> </ul>
	8-bit programmable linear prescaler to reach accurate audio sample frequencies (from 8 kHz to 192 kHz)	Clock generator for each audio block to target independent audio frequency sampling when both audio sub-blocks are configured in Master mode
	<ul><li>Data format may be</li><li>16-bit, 24-bit or 32-bit</li><li>Data direction is always MSB first</li></ul>	<ul> <li>Data size configurable:</li> <li>8-, 10-, 16-, 20-, 24-, 32-bit</li> <li>First active bit position in the slot is configurable</li> <li>LSB first or MSB first for data transfer</li> </ul>
	Channel length is fixed to 16-bit (16-bit data size) or 32-bit (16-bit, 24-bit, 32-bit data size) by audio channel	<ul> <li>Up to 16 slots available with configurable size</li> <li>Number of bits by frame can be configurable</li> <li>Frame synchronization active level configurable (offset, bit length, level)</li> <li>Stereo/mono audio frame capability</li> </ul>
	Programmable clock polarity (steady state)	Communication clock strobing edge configurable (SCK)
	16-bit register for transmission and reception with one data register for both channel sides	8-word integrated FIFOs for each audio sub-block (facilitating Interrupt mode)



Table 23. I2S/SAI differences between STM32L1 Series and STM32L4 Series / STM32L4+ Series (continued)

I2S/SAI	STM32L1 Series (I2S)	STM32L4 Series / STM32L4+ Series (SAI)
	Supported I2S protocols:  - I2S Philips standard  - MSB-justified standard (left-justified)  - LSB-justified standard (right-justified)  - PCM standard  With short and long frame  synchronization on 16-bit channel  frame  or 16-bit data frame extended to 32-bit  channel frame	<ul> <li>Audio protocol:</li> <li>I2S, LSB or MSB-justified, PCM/DSP,</li> <li>TDM (up to 16 channels), AC'97</li> <li>SPDIF output</li> <li>Mute mode</li> <li>PDM interface (for STM32L4Rxxx/L4Sxxx)</li> </ul>
	DMA capability for transmission and reception (16-bit wide)	2-channel DMA per SAI
Features	<ul> <li>Master clock may be output to drive an external audio component.</li> <li>Ratio is fixed at 256 × Fs (where Fs is the audio sampling frequency)</li> </ul>	
	Interruption sources when enabled:  – Errors  – Tx buffer empty, Rx buffer not empty	Interruption sources when enabled:  – Errors  – FIFO requests
	Error flags with associated interrupts if enabled respectively:  Overrun and underrun detection  Anticipated frame synchronization signal detection in Slave mode,  Late frame synchronization signal detection in Slave mode	Same than STM32L1 Series + protection against misalignment in case of underrun and overrun
Configuration	- There is no compatibility betw STM32L1 Series I2S and STI Series/ STM32L4+ Series SA - The user has to configure the interface for the target protoc - Refer to reference manuals for	
Color key:		
= New feature or new architecture = Same feature, but specification change or enhancement = Differences		

The SAI peripheral improves the robustness of the communication in Slave mode compared to the I2S peripheral (in case of data clock glitch for example).

In Master mode, while migrating an application from the STM32L1 Series to the STM32L4 Series / STM32L4+ Series, the user must review the possible master clock (MCLK), the data bit clock (SCK) and the frame synchronization (FS) frequency reachable. The user must use the STM32L4 PLL multiplication factors and the SAI internal clock divider for a

64/83 AN4612 Rev 7



given external oscillator which can be different than the one for the I2S in the STM32L1 Series.

In the STM32L4 Series / STM32L4+ Series, the SAI1 and SAI2 input clocks are derived (selected by software) from one of the following sources:

- For STM32L4+ Series, STM32L49xxx/4Axxx and STM32L47xxx/48xxx devices:
  - An external clock mapped on SAI1 EXTCLK for SAI1 and SAI2 EXTCLK for SAI2
  - PLLSAI1 (P) divider output (PLLSAI1CLK)
  - PLLSAI2 (P) divider output (PLLSAI2CLK)
  - Main PLL (P) divider output (PLLSAI3CLK)
- For STM32L45xxx/46xxx and STM32L43xxx/44xxx devices:
  - An external clock mapped on SAI1\_EXTCLK for SAI1
  - PLLSAI1 (P) divider output (PLLSAI1CLK)
  - Main PLL (P) divider output (PLLSAI2CLK)
  - HSI16 clock

When the clock is derived from one of the internal PLLs, the three PLL inputs are either HSI16, HSE or MSI (between 4 and 48 MHz) divided by a programmable factor PLLM (from 1 to 8 (or from1 to 16 for STM32L4+ Series)).

This input is then multiplied by PLLN (from 8 to 86) to reach PLL VCO frequency (must be between 64 and 344 MHz).

For STM32L4+ Series, when the clock is derived from one of the internal PLLs, the three PLL inputs are either HSI16, HSE or MSI divided by its own programmable factor (PLLM, PLLSAI1M and PLLSAI2M) (from 1 to 16).

It is finally divided by PLLP to provide the input clock of SAI (max. 80 MHz / 120 MHz for STM32L4+ Series)

- 7 or 17 on STM32L47xxx/48xxx
- [2...31] on STM32L4+ Series, STM32L49xxx/4Axxx, STM32L45xxx/46xxx and STM32L43xxx/44xxx

When the master clock MCLK is used by the external slave audio peripheral, the PLL output is divided by the SAI internal master clock divider factor (1, 2, 4, 6, 8, ..., 30) to provide the master clock (MCLK). The data bit clock is then derived from MCLK the following the formula:

$$SCK = MCLK \times (FRL + 1) / 256$$

#### Where:

- FRL is the number of bit clock cycles 1 in the audio frame (0 to 255).
- (FRL+ 1) must be a power of 2 higher or equal to 8.
- (FRL + 1) = 8, 16, 32, 64, 128, 256.

The SCK can also be directly connected to the input clock of the SAI when MCLK output is not needed.

The frame synchronization (FS) frequency is always MCLK / 256.



AN4612 Rev 7 65/83

*Figure 8* shows the clock generation scheme in the STM32L4 Series / STM32L4+ Series. Refer to the STM32L4 Series and STM32L4+ Series reference manuals for more details.




Figure 8. STM32L4 Series / STM32L4+ Series clock generation for SAI Master mode (when MCLK is required)

## 4.15 Cyclic redundancy check calculation unit (CRC)

The CRC calculation unit is very similar in STM32L1 Series and STM32L4 Series / STM32L4+ Series.

Table 24 shows the differences.

Table 24. CRC differences between STM32L1 Series and STM32L4 Series / STM32L4+ Series

CRC	STM32L1 Series	STM32L4 Series / STM32L4+ Series	
	<ul> <li>Single input/output 32-bit data register</li> <li>CRC computation done in 4 AHB clock cycles (HCLK) for the 32-bit data size</li> <li>General-purpose 8-bit register (can be used for temporary storage)</li> </ul>		
Features	<ul> <li>Uses CRC-32 (Ethernet) polynomial: 0x4C11DB7</li> <li>Handles 32-bit data size</li> </ul>	<ul> <li>Fully programmable polynomial with programmable size (7, 8, 16, 32bits)</li> <li>Handles 8-,16-, 32-bit data size</li> <li>Programmable CRC initial value</li> <li>Input buffer to avoid bus stall during calculation</li> <li>Reversibility option on I/O data</li> </ul>	



Table 24. CRC differences between STM32L1 Series and STM32L4 Series / STM32L4+ Series (continued)

CRC	STM32L1 Series	STM32L4 Series / STM32L4+ Series
		<ul> <li>Configuration registers in STM32L1</li> <li>Series are identical in STM32L4 Series</li> <li>/ STM32L4+ Series</li> </ul>
Configuration	-	<ul> <li>STM32L4 Series / STM32L4+ Series includes additional registers for new features</li> </ul>
		<ul> <li>Refer to reference manuals for details</li> </ul>
Color key:		
= New feature or new architecture		

## 4.16 Advanced encryption standard hardware accelerator (AES)

STM32L4 Series/ STM32L4+ Series implement several new features on the AES compared to STM32L1 Series.

Table 25 shows the differences.

Table 25. AES differences between STM32L1 Series and STM32L4 Series / STM32L4+ Series

AES	STM32L1 Series	STM32L4 Series / STM32L4+ Series
Features	128-bit register for storing the encryption or derivation key (4x 32-bit registers)	256-bit register for storing the encryption, decryption or derivation key (8x 32-bit registers)
Mode	<ul><li>Electronic codebook (ECB)</li><li>Cipher block chaining (CBC)</li><li>Counter mode (CTR)</li></ul>	<ul> <li>Electronic codebook (ECB)</li> <li>Cipher block chaining (CBC)</li> <li>Counter mode (CTR)</li> <li>Galois counter mode (GCM)</li> <li>Galois message authentication code mode (GMAC)</li> <li>Cipher message authentication code mode (CMAC)</li> </ul>
Key length	128-bit	128-bit, 256-bit
Configuration	-	All registers and programming bits in the STM32L1 Series can be found in the STM32L4 Series / STM32L4+ Series
Color key:		
= New feature or new architecture  = Same feature, but specification change or enhancement		



### 4.17 Liquid-crystal display controller (LCD)

The LCD in STM32L4 Series / STM32L4+ Series implements the same features than the one in STM32L1 Series except for an additional internal output buffer that allow to improve the contrast. It is possible to use the output buffers instead of the high-drive resistive network.

All programmable registers and associated bits in STM32L1 Series are equivalent to the ones in STM32L4 Series / STM32L4+ Series. However, due to the fact that the VLCD pin is implemented as an alternate function in STM32L4 Series / STM32L4+ Series (contrary to STM32L1 Series), a specific SW sequence is required to configure the LCD when the stepup converter is used as power source.

Refer to the STM32L1 Series and STM32L4 Series / STM32l4+ Series reference manuals for more details.

Note: LCD is not available on STM32L4+ Series nor STM32L4x1x/4x2x devices.

## 4.18 Universal serial bus interface (USB)

STM32L4 Series / STM32L4+ Series and STM32L1 Series have different USB peripherals.

STM32L1 Series, STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx devices implement a USB FS device interface.

STM32L4+ Series, STM32L49xxx/4Axxx, STM32L47xxx/48xxx devices implement a USB OTG FS

On STM32L4+ Series, STM32L49xxx/4Axxx, STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx devices, a clock recovery system (CRS) block is included. It can provide a precise clock to the USB peripheral:

- When using USB device mode, the CRS allows crystal-less USB operation.
- When using USB host mode, the CRS allows low frequency crystal (32.768 kHz) USB operation.

Most features supported by STM32L1 Series are also supported by STM32L4 Series and STM32L4+ Series.



68/83 AN4612 Rev 7

The key differences are listed in *Table 26*.

Table 26. USB differences between STM32L1 Series and STM32L4 Series

USB	STM32L1 Series	STM32L4 Series		
	Universal Serial Bus Revision 2.0	Universal Serial Bus Revision 2.0, including link power management (LPM) support		
	NA	Full support for the USB on-the-go (USB OTG) (only on STM32L4+ Series, STM32L49xxx/4Axxx and STM32L47xxx/48xxx)		
Features	FS mode:  - 1 bidirectional control endpoint  - 7 IN endpoints (Bulk, Interrupt, Isochronous)  - 7 OUT endpoints (Bulk, Interrupt, Isochronous)	FS mode:  - For STM32L4+ Series,    STM32L49xxx/4Axxx and    STM32L47xxx/48xxx:    1 bidirectional control endpoint    5 IN endpoints (Bulk, Interrupt,    Isochronous)    5 OUT endpoints (Bulk, Interrupt,    Isochronous)  - For STM32L45xxx/46xxx and    STM32L43xxx/44xxx:    identical to STM32L1 Series		
	USB internal connect/disconnect feature with an internal pull-up resistor on the USB D+ (USB_DP) line			
	NA	- Attach detection protocol (ADP) (only on STM32L4+ Series, STM32L49xxx/4Axxx and STM32L47xxx/48xxx) - Battery charging detection (BCD)		
		Independent V <sub>DDUSB</sub> power supply allowing lower V <sub>DDCORE</sub> while using USB		
Mapping	APB1	<ul> <li>APB1 for STM32L4+ Series, STM32L49xxx/4Axxx and STM32L47xxx/48xxx</li> <li>AHB2 for STM32L45xxx/46xxx, STM32L43xxx/44xx and STM32L41xxx/42xxx</li> </ul>		
Buffer memory	512 bytes (endpoint buffers and buffer descriptors structure)	<ul> <li>For STM32L4+ Series, STM32L49xxx/4Axxx and STM32L47xxx/48xxx:</li> <li>1.25 Kbyte data FIFOs Management of up to 6 Tx FIFOs (1 for each IN end point) + 1 Rx FIFO</li> <li>For STM32L45xxx/46xxx, STM32L43xxx/44xx and STM32L41xxx/42xxx:</li> <li>1024 bytes of dedicated packet buffer memory SRAM</li> </ul>		



Table 26. USB differences between STM32L1 Series and STM32L4 Series (continued)

USB	STM32L1 Series	STM32L4 Series		
Low-power modes	USB suspend and resume	<ul><li>USB suspend and resume.</li><li>Link power management (LPM) support</li></ul>		
Configuration	-	<ul><li>In STM32L4 Series the registers are different</li><li>Refer to reference manuals for details</li></ul>		
Color key:	Color key:			
= New featu	= New feature or new architecture			
= Same feature, but specification change or enhancement				
= Feature n	= Feature not available (NA)			
= Differences				

## 4.19 Analog-to-digital converter (ADC)

*Table 27* presents the differences between the ADC peripheral of STM32L1 Series and the one of STM32L4 Series / STM32L4+ Series. The main differences are the a new digital interface and new architecture/features.

Table 27. ADC differences between STM32L1 Series and STM32L4 Series / STM32L4+ Series

ADC	STM32L1 Series	STM32L4 Series / STM32L4+ Series <sup>(1)</sup>
ADC type	SAR	structure
Instances	- x3 instances for STM32L49xxx/4 and STM32L47xxx/48xxx - 2 instances for STM32L41xxx/42 - x1 instance for STM32L4+ Serie STM32L45xxx/46xxx and STM32L43xxx/44xxx	
Maximum sampling frequency	1 Msps	<ul><li>5.1 Msps (fast channels)</li><li>4.8 Msps (slow channels)</li></ul>
Number of channels	Up to 42 channels	Up to 19 channels per ADC
Resolution	12-bit	12-bit + digital oversampling up to 16-bit
Conversion modes	Single / continuous / scan / discontinuous	Single / Continuous / Scan / Discontinuous / Dual mode
DMA	Yes	

Table 27. ADC differences between STM32L1 Series and STM32L4 Series / STM32L4+ Series (continued)

ADC		.1 Series	STM32L4 Series /	STM32L4+ Series <sup>(1)</sup>
	Yes			
External trigger	External event for regular group TIM9_CC2 TIM9_TRGO TIM2_CC3 TIM2_CC2 TIM3_TRGO TIM4_CC4 TIM2_TRGO TIM3_CC1 TIM3_CC3 TIM4_TRGO TIM4_TRGO TIM6_TRGO EXTI line11	External event for injected group TIM9_CC1 TIM9_TRGO TIM2_TRGO TIM2_CC1 TIM3_CC4 TIM4_TRGO TIM4_CC1 TIM4_CC2 TIM4_CC3 TIM10_CC1 TIM7_TRGO EXTI line15	External event for regular group: TIM1 CC1 TIM1 CC2 TIM1 CC3 TIM2 CC2 TIM3 TRGO TIM4 CC4 EXTI line 11 TIM8_TRGO TIM8_TRGO2 TIM1_TRGO2 TIM1_TRGO2 TIM1_TRGO TIM1_TRGO TIM4_TRGO TIM4_TRGO TIM6_TRGO TIM15_TRGO TIM15_TRGO	External event for injected group: TIM1 TRGO TIM1 CC4 TIM2 TRGO TIM2 CC1 TIM3 CC4 TIM4 TRGO EXTI line15 TIM8_CC4 TIM1_TRGO2 TIM8_TRGO TIM8_TRGO2 TIM3_CC3 TIM3_TRGO TIM3_CC1 TIM6_TRGO TIM15_TRGO
Supply requirement	1.8 V to 3.6 V		<ul><li>1.62 V to 3.6 V</li><li>Independent power</li></ul>	ver supply (V <sub>DDA</sub> )
Reference voltage	External		Reference voltage to external (2.0 V to V (2.048 V or 2.5 V)	for STM32L4 Series DDA) or internal
Electrical parameters	1.45 mA (max.), 1.0	mA (Typ.)	Consumption propospeed: 200 µA/Msp	ortional to conversion os (Typ.)
Input range	$V_{REF-} \le V_{IN} \le V_{REF+}$			
Color key:  = New feature or new architecture  = Same feature, but specification change or enhancement				

On the STM32L4 Series / STM32L4+ Series devices on which the peripheral is not implemented, the external event is not applicable.



## 4.20 Digital-to-analog converter (DAC)

STM32L4 Series / STM32L4+ Series implement an enhanced DAC compared to STM32L1 Series. *Table 28* shows the differences.

Table 28. DAC differences between STM32L1 Series and STM32L4 Series / STM32L4+ Series

DAC	STM32L1 Series	STM32L4 Series / STM32L4+ Series
Number of channels	x2	<ul><li>x2 for STM32L4+ Series, STM32L49xxx/4Axxx, STM32L47xxx/48xxx and STM32L43xxx/44xxx</li><li>x1 for STM32L45xxx/46xxx</li></ul>
Resolution	12	-bit
	<ul> <li>Left or right data alignment in 12-bit mo</li> <li>Noise-wave and triangular-wave genera</li> <li>DAC with 2 channels for independent o</li> </ul>	ation
Features	NA	<ul> <li>Buffer offset calibration</li> <li>DAC1_OUTx can be disconnected from output pin</li> <li>Sample and Hold mode for low-power operation in Stop mode</li> </ul>
DMA	Yes	
External trigger	- TIM6 TRGO - TIM7 TRGO - TIM9 TRGO - TIM2 TRGO - TIM4 TRGO - EXTI line9 - SW TRIG	- TIM6 TRGO - TIM8 TRGO <sup>(1)</sup> - TIM7 TRGO - TIM5 TRGO <sup>(1)</sup> - TIM2 TRGO - TIM4 TRGO <sup>(1)</sup> - EXTI line9 - SW TRIG  Additional trigger for STM32L4+ Series: - TIM1_TRGO - TIM15_TRGO - LPTIM1_OUT
Supply requirement	1.8 V to 3.6 V	<ul><li>LPTMI2_OUT</li><li>1.8 V to 3.6 V</li><li>Independent power supply (V<sub>DDA</sub>)</li></ul>
Reference voltage	External	Reference voltage for STM32L4 Series / STM32L4+ Series external (1.8 V to V <sub>DDA</sub> ) or internal (2.048 V or 2.5 V)

# Table 28. DAC differences between STM32L1 Series and STM32L4 Series / STM32L4+ Series (continued)

DAC	STM32L1 Series	STM32L4 Series / STM32L4+ Series	
Configuration	-	SW compatible except for output buffer management	
Color key:	Color key:		
= New feature or new architecture			
= Same fea	= Same feature, but specification change or enhancement		
= Feature r	= Feature not available (NA)		
= Differences			

<sup>1.</sup> On the STM32L4 Series / STM32L4+ Series devices on which the peripheral is not implemented, the external trigger is not applicable.

## 4.21 Comparators (COMP)

*Table 29* presents the differences between the COMP interface of STM32L1 Series and the one of the STM32L4 Series / STM32L4+ Series.

Table 29. COMP differences between STM32L1 Series and STM32L4 Series / STM32L4+ Series

СОМР	STM32L1 Series	STM32L4 Series / STM32L4+ Series
Туре	<ul><li>COMP1 fixed threshold</li><li>COMP2 rail-to-rail</li></ul>	<ul><li>COMP1</li><li>COMP2 rail-to-rail</li></ul>
	COMP1: - 25 (Cat.1,2)(24 ext IO + T sensor) - 32 (Cat.3,4,5)(29 ext IO + T sensor + OPAMP1/2)	COMP1:  - Non Inverting: 2 (PC5, PB2)  - Inverting: 8 (PB1,PC3, DAC1_OUT1/2, V <sub>REFINT</sub> x 1, 3/4, 1/2, 1/4)
Inputs	COMP2:  - Non inverting: 2 (Cat.1,2) (PB4, PB5) 4 (Cat3,4,5) (PB4, PB5, PB6, PB7)  - Inverting: 7 (PB3, DAC1_OUT1/2, V <sub>REFINT ×</sub> 1, 3/4, 1/2, 1/4)	COMP2:  - Non Inverting: 2 (PB4, PB6)  - Inverting: 8 (PB3, PB7, DAC1_OUT1/2, V <sub>REFINT</sub> × 1, 3/4, 1/2, 1/4)
Outputs	<ul> <li>Generation of input capture and OCREF clear signals for TIM2, TIM3, TIM4 and input capture for TIM10</li> <li>Generation of wakeup interrupt or events (EXTI line)</li> </ul>	<ul> <li>Generation of break input signals for timers through GPIO alternate function</li> <li>TIM1/TIM8 (STM32L4+ Series, STM32L49xxx/4Axxx and STM32L47xxx/48xxx)</li> <li>TIM1 (STM32L45xxx/46xxx and STM32L43xxx/44xxx)</li> <li>Generation of wakeup interrupt or events (EXTI line)</li> </ul>



AN4612 Rev 7 73/83

Table 29. COMP differences between STM32L1 Series and STM32L4 Series / STM32L4+ Series (continued)

COMP	STM32L1 Series	STM32L4 Series / STM32L4+ Series	
	Window comparator		
Features	NA	<ul><li>Output with blanking source</li><li>Programmable hysteresis</li></ul>	
	Programmable speed/consumption (COMP2)	Programmable speed/consumption (COMP1/COMP2)	
Supply requirement	1.65 V to 3.6 V	1.62 V to 3.6 V	
Input range	$V_{REF-} \le V_{IN} \le V_{REF+}$		
Color key:	Color key:		
= New fe	= New feature or new architecture		
= Same f	= Same feature, but specification change or enhancement		
= Feature	= Feature not available (NA)		

## 4.22 Operational amplifiers (OPAMP)

STM32L4 Series / STM32L4+ Series implement enhanced OPAMPs compared to STM32L1 Series. *Table 30* shows the differences.

Table 30. OPAMP differences between STM32L1 Series and STM32L4 Series / STM32L4+ Series

OPAMP	STM32L1 Series	STM32L4 Series / STM32L4+ Series
Instances	х3	<ul> <li>x2 for STM32L4+ Series, STM32L49xxx/4Axxx and STM32L47xxx/48xxx</li> <li>x1 for STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx</li> </ul>
Features	<ul> <li>Rail-to-rail input and output voltage range</li> <li>Low input bias current</li> <li>Low input offset voltage</li> <li>Low-power mode</li> <li>Fast wakeup time</li> <li>Gain bandwidth of 1 MHz</li> </ul>	
	NA	Programmable gain amplifier (PGA)

Table 30. OPAMP differences between STM32L1 Series and STM32L4 Series / STM32L4+ Series (continued)

OPAMP	STM32L1 Series	STM32L4 Series / STM32L4+ Series	
Configuration	-	The configuration registers are not organized in the same way in the STM32L4 Series / STM32L4+ Series and in the STM32L1 Series	
Color key:	Color key:		
= New feature or new architecture			
= Same feature, but specification change or enhancement			
= Feature not available (NA)			
= Differences			



AN4612 Rev 7 75/83

Software migration AN4612

## 5 Software migration

#### 5.1 References

- The definitive guide to Arm<sup>®</sup> Cortex<sup>®</sup>-M3 and Cortex<sup>®</sup>-M4 processors
- STM32F10xxx/20xxx/21xxx/L1xxxx Cortex<sup>®</sup>-M3 programming manual (PM0056)
- STM32F3 Series, STM32F4 Series, STM32L4 Series and STM32L4+ Series Cortex<sup>®</sup>-M4 programming manual (PM0214)
- Cortex®-M3 Technical Reference Manual, available on http://infocenter.arm.com
- Cortex®-M4 Technical Reference Manual, available from http://infocenter.arm.com

## 5.2 Cortex<sup>®</sup>-M3 and Cortex<sup>®</sup>-M4 overview

## 5.2.1 STM32 Cortex<sup>®</sup>-M3 processor and core peripherals

The Cortex<sup>®</sup>-M3 processor is built on a high-performance processor core, with a 3-stage pipeline Harvard architecture, making it ideal for demanding embedded applications. The processor delivers an exceptional power efficiency through an efficient instruction set and extensively optimized design, providing a high-end processing hardware including single-cycle 32x32 multiplications and a dedicated hardware division.

#### Cortex-M3 processor features and benefits summary

- Tight integration of system peripherals reducing the area and development costs
- Thumb instruction set combining a high code density with 32-bit performance
- Code-patch ability for ROM system update
- Power control optimization of system components
- Integrated sleep modes for a low-power consumption
- Fast code execution permitting a slower processor clock or increasing the Sleep-mode time
- Hardware division and fast multiplier
- Deterministic, high-performance interrupt handling for time-critical applications
- Extensive debug and trace capabilities.ssor features

**47/** 

76/83 AN4612 Rev 7

AN4612 Software migration

Figure 9. STM32 Cortex®-M3 implementation Cortex-M3 processor Embedded **NVIC** Processor trace macrocell core Debug Serial wire access port viewer Flash Data patch watchpoints Bus matrix SRAM and Code interface peripheral interface

Figure 9 presents the STM32 Cortex®-M3 implementation.

## Cortex®-M3 key features

- Architecture 32 bits RISC ARMv7-M
- 3-stage pipeline with branch speculation
- Instruction set:
  - Thumb, Thumb-2
  - Hardware multiply, hardware divide, saturated arithmetic

## 5.2.2 STM32 Cortex<sup>®</sup>-M4 processor and core peripherals

The Cortex®-M4 processor is a high-performance 32-bit processor designed for the microcontroller market. It offers significant benefits to the developers, including:

- Outstanding processing performance combined with fast interrupt handling
- Enhanced system debug with extensive breakpoint and trace capabilities
- Efficient processor core, system and memories
- Ultra-low power consumption with integrated sleep modes
- Platform security robustness, with integrated memory protection unit (MPU).

The Cortex<sup>®</sup>-M4 processor is built on a high-performance processor core, with a 3-stage pipeline Harvard architecture, making it ideal for demanding embedded applications. The processor delivers an exceptional power efficiency through an efficient instruction set and extensively optimized design, providing high-end processing hardware including IEEE754-compliant single-precision floating-point computation, a range of single-cycle and SIMD multiplication and multiply-with-accumulate capabilities, a saturating arithmetic and dedicated hardware division.



AN4612 Rev 7 77/83

MSv43981V1

Software migration AN4612

Figure 10. STM32 Cortex®-M4 implementation Cortex-M4 processor FPU Embedded **NVIC** Trace Processor Macrocell™ core Debug Serial Memory access wire protection unit viewer port Flash Data patch watchpoints Bus matrix Code SRAM and

peripheral interface

MSv41070V1

Figure 10 presents the STM32 Cortex<sup>®</sup>-M4 implementation.

### **▼**

Cortex<sup>®</sup>-M4 key features

- Architecture 32 bits RISC ARMv7E-M
- 3-stage pipeline with branch speculation

interface

- Instruction set:
  - Thumb, Thumb-2
  - Hardware multiply, Hardware divide, saturated arithmetic
  - DSP extensions:
    - Single cycle 16/32-bit MAC
    - Single cycle dual 16-bit MAC
    - 8/16-bit SIMD arithmetic
  - FPU (VFPv4-SP)

#### 5.2.3 Software point of view

In addition to the Cortex®-M3, the Cortex®-M4 provides:

- SIMD, or Single Instruction Multiple Data, operations
- Additional fast MAC and multiply instructions
- Saturating arithmetic instructions
- Single precision FPU, or Floating Point Unit, instructions

78/83 AN4612 Rev 7

AN4612 Software migration

This means on software point of view, the Cortex<sup>®</sup>-M3 software can be run on the Cortex<sup>®</sup>-M4.

To improve and speed-up the STM32L1 software on the new STM32L4 platforms, do not forget to switch on the FPU. This can be done on makefile side or using software development tools:

- On Keil<sup>®</sup> μVision<sup>®</sup>
  - On "Project" open "Option for Target"
  - Go to "Target"..."Code Generation"
  - Set "Floating Point Hardware" to "Use Single Precision"
- On IAR Systems<sup>®</sup>
  - On "Project" open "Options..."
  - Go to "General Options"..."Target"
  - Set "Floating point settings", 'FPU" to "VFPv4 single precision"

## 5.3 Cortex mapping overview

Except for the Floating Point Unit, the mapping is similar on the Cortex<sup>®</sup>-M3 and the Cortex<sup>®</sup>-M4.

Table 31. Cortex overview mapping for STM32L1 Series and STM32L4 Series / STM32L4+ Series

		STM32L1 Series	STM32L4 Series / STM32L4+ Series
	Architecture	Cortex <sup>®</sup> -M3	Cortex <sup>®</sup> -M4
Coro	Nested vectored interrupt controller (NVIC)	57 maskable interrupt channels	Maskable interrupt channel:  - 94 (STM32L4+ Series)  - 91 (STM32L49xxx/4Axxx)  - 82 (STM32L47xxx/48xxx)  - 67 (STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx)
Core	Extended interrupts and events controller (EXTI)	Up to 24 event/interrupt	<ul> <li>Up to 41 event/interrupt (STM32L4+ Series, STM32L49xxx/4Axxx)</li> <li>Up to 40 event/interrupt (STM32L47xxx/48xxx)</li> <li>Up to 37 event/interrupt (STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx)</li> </ul>



AN4612 Rev 7 79/83

Software migration AN4612

Table 31. Cortex overview mapping for STM32L1 Series and STM32L4 Series / STM32L4+ Series (continued)

		STM32L1 Series	STM32L4 Series / STM32L4+ Series
	System timer	0xE000 E010 to 0xE000 E01F	0xE000 E010 to 0xE000 E01F
	Nested vectored interrupt controller	0xE000E100 to 0xE000E4EF	0xE000E100 to 0xE000E4EF
	System control block	0xE000 ED00 to 0xE000 ED3F	0xE000 ED00 to 0xE000 ED3F
Mapping	Floating point unit coprocessor access control	NA	0xE000 ED88 to 0xE000 ED8B
	Memory protection unit	0xE000 ED90 to 0xE000 EDB8	0xE000 ED90 to 0xE000 EDB8
	Nested vectored interrupt controller	0xE000 EF00 to 0xE000 EF03	0xE000 EF00 to 0xE000 EF03
	Floating point unit	NA	0xE000 EF30 to 0xE000 EF44

AN4612 Revision history

## 6 Revision history

Table 32. Document revision history

Date	Revision	Changes
16-Jul-2015	1	Initial release.
23-Nov-2015	2	Section 4.2: Memory mapping updated: Stop 0 mode added for content preservation.  Table 14: PWR differences between the STM32L1 Series and the STM32L4 Series updated: Stop 0 mode added.
04-Mar-2016	3	Section 1: STM32L4 Series overview: added category 2 and 4 for STLM32L4.
20-Feb-2017	4	Updated:  - Introduction: STM32L4 Series reference manuals.  - Section 1: STM32L4 Series and STM32L4+ Series overview.  - Cat. 2 devices replaced by STM32L49xxx/4Axxx and STM32L47xxx/48xxx devices.  - Cat. 4 devices replaced bySTM32L45xxx/46xxx and STM32L43xxx/44xxx devices.  - Table 6, Table 7, Table 8, Table 9, Table 10, Table 17, Table 26, Table 27.  - Section 4.2: Memory mapping.  - Section 2: Hardware migration: Table 1 and SMPS data.  - Section 4.5.3: Peripheral clock configuration.  Added: Section 5: Software migration.  Removed Table Product category overview.
31-Aug-2017	5	Updated the whole document to include the information about STM32L4+ Series products.



AN4612 Rev 7 81/83

Revision history AN4612

Table 32. Document revision history (continued)

Date	Revision	Changes
11-Apr-2018	6	Updated:  - Table 7: Bootloader interfaces on STM32L1 and STM32L4 Series / STM32L4+ Series  - DAC naming: 1 DAC with 2 channels instead of 2 DACs
20-Sep-2018	7	Added Information related to STM32L41xxx/42xxx to the whole document Table 1: STM32L4 Series / STM32L4+ Series memory availability Updated Cover page Section 1: STM32L4 Series and STM32L4+ Series overview Section 3: Boot mode selection Section 4.2: Memory mapping Section 4.5.3: Peripheral clock configuration Section 4.17: Liquid-crystal display controller (LCD) Section 4.18: Universal serial bus interface (USB) Section 5.1: References Recommendations to migrate from the STM32L1 Series board to the STM32L4 Series and STM32L4+ Series board on page 15 Table 2: Packages available on STM32L4 Series and STM32L4+ Series Table 3: Pinout differences between STM32L1 Series and STM32L4 Series / STM32L4+ Series (QFP) Table 4: Pinout differences between STM32L1 Series and STM32L4 Series / STM32L4+ Series (BGA) Table 6: Boot modes for STM32L4+ Series, STM32L49xxx/4Axxx, STM32L45xxx/46xxx,, STM32L43xxx/44xxx and STM43L41xxx/42xxx devices Table 7: Bootloader interfaces on STM32L1 and STM32L4 Series / STM32L4 Series / STM32L4+ Series  Table 8: Peripheral compatibility analysis between STM32L1 Series and STM32L4 Series / STM32L4+ Series  Table 9: Peripheral address mapping differences between STM32L1 Series and STM32L4 Series / STM32L1 Series and STM32L4 Series / STM32L4+ Series  Table 12: RCC differences between STM32L1 Series and STM32L4 Series / STM32L4+ Series  Table 13: EXTI differences between STM32L1 Series and STM32L4 Series / STM32L4+ Series  Table 19: Flash memory differences between STM32L1 Series and STM32L4 Series / STM32L4+ Series  Table 21: I2C differences between STM32L1 Series and STM32L4 Series / STM32L4+ Series  Table 27: ADC differences between STM32L1 Series and STM32L4 Series / STM32L4+ Series  Table 30: OPAMP differences between STM32L1 Series and STM32L4 Series / STM32L4+ Series  Table 31: Cortex overview mapping for STM32L1 Series and STM32L4 Series / STM32L4+ Series  Table 31: Cortex overview mapping for STM32L1 Series and STM32L4

#### IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics - All rights reserved



AN4612 Rev 7 83/83