

AN4821 Application note

Migrating from STM32F405/415 line and STM32F407/417 line to STM32L4 Series and STM32L4+ Series microcontrollers

Introduction

For designers of the STM32 microcontroller applications, being able to easily replace one microcontroller type by another in the same product family is an important asset. Migrating an application to a different microcontroller is often needed, when product requirements grow putting extra demands on memory size or increasing the number of I/Os. The cost reduction objectives may also be an argument to switch to smaller components and shrink the PCB area.

This application note analyzes the steps required to migrate an existing design from STM32F405/415 and STM32F407/417 lines to STM32L4 Series and STM32L4+ Series. Three aspects must be considered for the migration: hardware, peripherals and firmware.

This document lists the full set of features available for STM32F405/415 and STM32F407/417 lines and the equivalent features on STM32L4 Series and STM32L4+ Series (some products may have less features depending on their part number).

To fully benefit from this application note, the user must be familiar with the STM32 microcontrollers documentation available on www.st.com with a particular focus on:

- STM32F405/415 and STM32F407/417 lines reference manual (RM0090)
- STM32F405/415 and STM32F407/417 lines datasheets.
- STM32L4 Series reference manuals:
 - RM0351 (STM32L4x5xx, STM32L4x6xx)
 - RM0394 ((STM32L41xxx, STM32L42xxx, STM32L43xxx, STM32L44xxx, STM32L45xxx, STM32L46xxx)
 - RM0392 (STM32L471xx)
- STM32L4 Series datasheets
- STM32L4+ Series reference manual
 - RM0432 (STM32L4Rxxx, STM32L4Sxxx)
- STM32L4+ Series datasheets.

September 2018 AN4821 Rev 5 1/74

Contents AN4821

Contents

1	STM	32L4 Series and STM32L4+ Series overview	. 7
2	Hard	ware migration	10
3	Boot	mode selection	17
4	Perip	heral migration	20
	4.1	STM32 product cross-compatibility	20
	4.2	Memory mapping	24
	4.3	Direct memory access controller (DMA)	28
	4.4	Interrupts	33
	4.5	Reset and clock control (RCC)	36
		4.5.1 Performance versus VCORE ranges	. 39
		4.5.2 Peripheral access configuration	
		4.5.3 Peripheral clock configuration	
	4.6	Power control (PWR)	
	4.7	Real-time clock (RTC)	
	4.8	System configuration controller (SYSCFG)	49
	4.9	General-purpose I/O interface (GPIO)	49
	4.10	Extended interrupts and events controller (EXTI) source selection	50
	4.11	Flash memory	50
	4.12	Universal synchronous asynchronous receiver transmitter (U(S)ART) $$	
	4.13	Inter-integrated circuit (I2C) interface	56
	4.14	Serial peripheral interface (SPI) / IC to IC sound (I2S) /serial audio interface (SAI)	57
	4.15	Cyclic redundancy check calculation unit (CRC)	61
	4.16	Controller area network (bxCAN)	62
	4.17	Cryptographic processor (CRYP) - advanced encryption hardware accelerator (AES)	63
	4.18	USB on-the-go full speed (USB OTG FS)	64
	4.19	Flexible static memory controller (FMC/FSMC)	66
	4.20	Analog-to-digital converters (ADC)	68
	4.21	Digital-to-analog converter (DAC)	70

AN4821		Contents
_		
5	Revision history	72



List of tables AN4821

List of tables

Table 1.	STM43L4 Series and STM32L4+ Series memory availability9
Table 2.	Packages available on STM32L4 Series and STM32L4+ Series
Table 3.	Pinout differences between STM32F405/415 and STM32F407/417 lines
	and STM32L4 Series / STM32L4+ Series
Table 4.	Boot modes for
	STM32L47xxx/48xxx devices, STM32F405/415 line and STM32F407/417 line 17
Table 5.	Boot modes for STM32L4+ Series, STM32L49xxx/4Axxx,
	STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx devices 17
Table 6.	Bootloader interfaces on STM32F405/415 and STM32F407/417 lines
	and STM32L4 Series / STM32L4+ Series
Table 7.	Peripheral compatibility analysis between
	STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4+ Series 20
Table 8.	Peripheral address mapping differences between STM32F405/415 and
	STM32F407/417 lines and STM32L4 Series/ STM32L4+ Series
Table 9.	DMA differences between
-	STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4+ Series 28
Table 10.	DMA request differences between STM32F405/415 and
T-61- 44	STM32F407/417 lines and STM32L4 Series / STM32L4+ Series
Table 11.	Interrupt vector differences between STM32F405/415 and
T-bl- 40	STM32F407/417 lines and STM32L4 Series / STM32L4+ Series
Table 12.	RCC differences between STM32F405/415 and
Table 10	STM32F407/417 lines and STM32L4 Series / STM32L4+ Series
Table 13.	Performance versus VCORE ranges for STM32L4 Series /STM32L4+ Series
Table 14.	Number of wait states according to CPU clock (HCLK) frequency
Table 15.	for STM32F405/415 and STM32F407/417 lines
Table 15.	STM32F407/417 lines and STM32L4 Series / STM32L4+ Series
Table 16.	PWR differences between STM32F405/415 and
Table To.	STM32F407/417 lines and STM32L4 Series / STM32L4+ Series
Table 17.	RTC differences between
Table 17.	STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4+ Series 48
Table 18.	SYSCFG differences between STM32F405/415 and
Table 10.	STM32F407/417 lines and STM32L4 Series / STM32L4+ Series
Table 19.	EXTI differences between STM32F405/415 and
	STM32F407/417 lines and STM32L4 Series / STM32L4+ Series
Table 20.	FLASH differences between STM32F405/415 and
	STM32F407/417 lines and STM32L4 Series / STM32L4+ Series
Table 21.	U(S)ART differences between STM32F405/415 and
	STM32F407/417 lines and STM32L4 Series / STM32L4+ Series
Table 22.	I2C differences between STM32F405/415 and
	STM32F407/417 lines and STM32L4 Series / STM32L4+ Series
Table 23.	SPI differences between STM32F405/415 and
	STM32F407/417 lines and STM32L4 Series / STM32L4+ Series
Table 24.	I2S/SAI differences between STM32F405/415 and
	STM32F407/417 lines and STM32L4 Series / STM32L4+ Series
Table 25.	CRC differences between STM32F405/415 and
	STM32F407/417 lines and STM32L4 Series / STM32L4+ Series 61
Table 26.	bxCAN differences between STM32F405/415 and



AN4821 List of tables

	STM32F407/417 lines and STM32L4 Series / STM32L4+ Series	. 62
Table 27.	CRYP/AES differences between STM32F405/415 and	
	STM32F407/417 lines and STM32L4 Series / STM32L4+ Series	63
Table 28.	USB OTG FS differences between STM32F405/415 and STM32F407/417	
	lines and STM32L49xxx/4Axxx and STM32L47xxx/48xxx devices	64
Table 29.	USB FS characteristics on	
	STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx devices	. 66
Table 30.	FMC/FSMC differences between STM32F405/415 and	
	STM32F407/417 lines and STM32L4 Series / STM32L4+ Series	. 66
Table 31.	ADC differences between STM32F405/415 and	
	STM32F407/417 lines and STM32L4 Series / STM32L4+ Series	68
Table 32.	DAC differences between STM32F405/415 and	
	STM32F407/417 lines and STM32L4 Series / STM32L4+ Series	70
Table 33.	Document revision history	. 72



AN4821 Rev 5 5/74

List of figures AN4821

List of figures

Figure 1.	LQFP100 compatible board design	15
Figure 2.	LQFP64 compatible board design	15
Figure 3.	LQFP144 compatible board design	15
Figure 4.	STM32L4 Series / STM32L4+ Series clock generation for SAI Master mode	
-	(when MCLK is required)	61



1 STM32L4 Series and STM32L4+ Series overview

The STM32L4 Series and STM32L4+ Series devices present a perfect fit in terms of ultralow-power, performances, memory size and peripherals at a cost effective price.

In particular, the STM32L4 Series and STM32L4+ Series devices allow a high frequency and high performance operation, including the $Arm^{\&(a)}$ Cortex $^\&$ -M4 @ up to 120 MHz and an optimized Flash memory access through the adaptive real-time memory accelerator (ART Accelerator $^{\text{TM}}$).

The STM32L4 Series and STM32L4+ Series microcontrollers increase the low-power efficiency in Dynamic mode (µA/MHz) and still reach a very low level of static power consumption on the various available low-power modes.

The detailed list of available features and packages for each product is available in the respective datasheet.

The STM32L4 Series and STM32L4+ Series devices include a larger set of peripherals with advanced features compared to the STM32F405/415 and STM32F407/417 lines such as:

- Touch sensing controller (TSC)
- Single-wire protocol interface (SWPMI) (not available on STM32L4+ Series)
- Serial audio interface (SAI)
- Low-power UART (LPUART)
- Infrared interface (IRTIM)
- Low-power timer (LPTIM)
- Liquid crystal display controller (LCD) (not available on STM32L4+ Series)
- Digital filter for sigma delta modulators (DFSDM) (for STM32L4+ Series, STM32L49xxx/4Axxx, STM32L47xxx/48xxx and STM32L45xxx/46xxx)
- Operational amplifiers (OPAMP)
- Voltage reference buffer (VREFBUF)
- Quad-SPI interface (QUADSPI) (not available on STM32L4+ Series)
- Firewall (FW)
- Clock recovery system (CRS) for USB (for STM32L49xxx/4Axxx, STM32L45xxx/46xxx and STM32L43xxx/44xxx, STM32L41xxx/42xxx)
- Hash processor (HASH) (for STM32L4Sxxx and STM32L49xxx/4Axxx)
- Digital camera interface (DCMI) (for STM32L4+ Series and STM32L49xxx/4Axxx)
- Chrom-ART Accelerator™ controller (DMA2D) (for STM32L4+ Series and STM32L49xxx/4Axxx)



a. Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.



AN4821 Rev 5 7/74

- SRAM1 size is different on the various STM32L4 Series and STM32L4+ Series:
 - 192 Kbytes for STM32L4+ Series
 - 256 Kbytes for STM32L49xxx/4Axxx
 - 96 Kbytes for STM32L47xxx/48xxx
 - 128 Kbytes for STM32L45xxx/46xxx
 - 48 Kbytes for STM32L43xxx/44xxx
 - 32 Kbytes for STM32L41xxx/44xxx
- Additional SRAM2 with data preservation in Standby mode:
 - 64 Kbytes for STM32L4+ Series and STM32L49xxx/4Axxx
 - 32 Kbytes for STM32L47xxx/48xxx and STM32L45xxx/46xxx
 - 16 Kbytes for STM32L43xxx/44xxx
 - 8 Kbytes for STM32L41xxx/42xxx
- Additional SRAM3 For STM32L4+ Series:
 - 384 Kbytes
- Dual bank boot and 8-bit ECC on Flash memory (for STM32L4+ Series, STM32L49xxx/4Axxx and STM32L47xxx/48xxx)
- Optimized power consumption and enriched set of low-power modes.

The STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx devices implement a an USB FS device only. They also implement reduced Flash memory size (512 Kbytes for STM32L45xxx/46xxx, 256 Kbytes for STM32L43xxx/44xxx and add 128 Kbytes for STM32L41xxx/42xxx).

This migration guide is only covering the migration from the STM32F405/415 and STM32F407/417 lines to STM32L4 Series and STM32L4+ Series. As a consequence, any new features present on the STM32L4 Series / STM32L4+ Series but not already present on the STM32F405/415 line and the STM32F407/417 line are not covered in this document. Refer to the STM32L4 Series and STM32L4+ Series reference manuals and datasheets for an exhaustive picture.

STM32F405/415 and STM32F407/417 lines include additional features not present on the STM32L4 Series / STM32L4+ Series:

- Cryptographic acceleration (only on the STM32F415xx and STM32F417xx)
- Ethernet MAC interface.



Table 1 lists the memory availability for each product.

Table 1. STM43L4 Series and STM32L4+ Series memory availability

Part number	Flash	size	RAM size			
Part number	Size	Bank	SRAM1	SRAM2	SRAM3	
STM32L4S9xx						
STM32L4R9xx						
STM32L4S7xx	2 Mbytoo		100 Khytoo	64 Khytoo	294 Khytoo	
STM32L4R7xx	2 Mbytes		192 Kbytes	64 Kbytes	384 Kbytes	
STM32L4S5xx						
STM32L4R5xx		Duel				
STM32L496xx	- 1 Mbyte	Dual	OFC Montes	C4 Khytaa	-	
STM32L4A6xx			256 Kbytes	64 Kbytes	-	
STM32L476xx	- 1 Mbyte		96 Kbytes	32 Kbytes	-	
STM32L486xx					-	
STM32L471xx					-	
STM32L475xx					-	
STM32L451xx					-	
STM32L452xx	512 Kbytes		128 Kbytes		-	
STM32L462xx					-	
STM32L433xx					-	
STM32L443xx		Cinala			-	
STM32L432xx	256 Kbytes	Single	48 Kbytes	16 Kbytes	-	
STM32L442xx					-	
STM32L431xx					-	
STM32L422xx	100 Khytes		22 Khytos	0 Khytos	-	
STM32L412xx	128 Kbytes		32 Kbytes	8 Kbytes	-	



AN4821 Rev 5 9/74

Hardware migration AN4821

2 Hardware migration

The WLCSP packages in STM32F405/415 and STM32F407/417 lines are not equivalent to the WLCSP packages in STM32L4 Series and STM32L4+ Series (different die sizes for both products). The list of available packages for STM32L4 Series and STM32L4+ Series is given in *Table 2*.

Table 2. Packages available on STM32L4 Series and STM32L4+ Series

			ST	Size				
Package ⁽¹⁾	STM32L4+ Series	STM32L 49xxx/ 4Axxx	STM32L 47xxx/ 48xxx	STM32L 45xxx/ 46xxx	STM32L 43xxx/ 44xxx	STM32L 41xxx/ 42xxx	(mm x mm)	Applicable part numbers
UFQFPN32	-	-	-	-	×	×	(5 x 5)	STM32L412xx, STM32L422xx, STM32L431xx, STM32L432xx, STM32L442xx
LQFP32	-	-	-	-	-	Х	(5 x 5)	STM32L412xx, STM32L422xx
LQFP48	-	-	-	-	х	X	(7 x 7)	STM32L412xx, STM32L422xx, STM32L431xx, STM32L433xx, STM32L443xx
UFQFPN48	-	-	-	X	X	X	(7 x 7)	STM32L412xx, STM32L422xx, STM32L431xx, STM32L433xx, STM32L443xx, STM32L451xx, STM32L452xx, STM32L462xx
WLCSP36	-	-	-	-	-	Х	(2.85 x 3.07)	STM32L412xx, STM32L422xx
WLCSP49	-	-	-	-	х	-	(3.141 x 3.127)	STM32L431xx, STM32L433xx, STM32L443xx
WLCSP64	-	-	-	-	Х	-	(3.141 x 3.127)	STM32L431xx, STM32L433xx, STM32L443xx

AN4821 Hardware migration

Table 2. Packages available on STM32L4 Series and STM32L4+ Series (continued)

			ST	Size				
Package ⁽¹⁾	STM32L4+ Series	STM32L 49xxx/ 4Axxx	STM32L 47xxx/ 48xxx	STM32L 45xxx/ 46xxx	STM32L 43xxx/ 44xxx	STM32L 41xxx/ 42xxx	(mm x mm)	Applicable part numbers
LQFP64	-	X	X	X	X	X	(10 x 10)	STM32L412xx, STM32L422xx, STM32L431xx, STM32L433xx, STM32L443xx, STM32L451xx, STM32L452xx, STM32L462xx, STM32L476xx, STM32L476xx, STM32L476xx, STM32L496xx, STM32L496xx, STM32L4A6xx
UFBGA64	-	-	-	X	X	X	(5 x 5)	STM32L412xx, STM32L422xx, STM32L431xx, STM32L433xx, STM32L443xx, STM32L451xx, STM32L452xx, STM32L462xx
WLCSP64	-	-	-	х	-	-	(3.357 x 3.657)	STM32L451xx, STM32L452xx, STM32L462xx
WLCSP72	-	-	Х	-	-	-	(4.4084 x 3.7594)	STM32L471xx, STM32L475xx, STM32L476xx, STM32L486xx
WLCSP81	-	-	Х	-	-	-	(4.4084 x 3.7594)	STM32L476xx
WLCSP100	-	Х	-	-	-	-	(4.618 x 4.142)	STM32L496xx, STM32L4A6xx

Hardware migration AN4821

Table 2. Packages available on STM32L4 Series and STM32L4+ Series (continued)

			ST	Sizo				
Package ⁽¹⁾	STM32L4+ Series	STM32L 49xxx/ 4Axxx	STM32L 47xxx/ 48xxx	STM32L 45xxx/ 46xxx	STM32L 43xxx/ 44xxx	STM32L 41xxx/ 42xxx	Size (mm x mm)	Applicable part numbers
LQFP100	X	X	X	X	X	-	(14 x 14)	STM32L431xx, STM32L433xx, STM32L443xx, STM32L451xx, STM32L452xx, STM32L462xx, STM32L475xx, STM32L476xx, STM32L476xx, STM32L486xx, STM32L486xx, STM32L485xx, STM32L4R5xx, STM32L4R5xx, STM32L4R9xx, STM32L4R9xx, STM32L4S5xx, STM32L4S5xx,
UFBGA100	-	-	х	х	Х	-	(7 x 7)	STM32L431xx, STM32L433xx, STM32L443xx
UFBGA132	Х	х	Х	-	-	-	(7 x 7)	STM32L471xx, STM32L475xx, STM32L476xx, STM32L486xx, STM32L496xx, STM32L4A6xx, STM32L4A6xx, STM32L4R5xx, STM32L4S5xx
UFBGA144	Х	-	-	-	-	-	(10 x 10)	STM32L4R9xx, STM32L4S9xx
LQFP144	Х	Х	X	-	-	-	(20 x 20)	STM32L471xx, STM32L475xx, STM32L476xx, STM32L486xx, STM32L496xx, STM32L4A6xx, STM32L4R5xx, STM32L4R9xx, STM32L4S5xx, STM32L4S9xx

AN4821 Hardware migration

Table 2. Packages available on STM32L4 Series and STM32L4+ Series (continued)

	STM32L4+ Series		ST	Size				
Package ⁽¹⁾		STM32L 49xxx/ 4Axxx	STM32L 47xxx/ 48xxx	STM32L 45xxx/ 46xxx	STM32L 43xxx/ 44xxx	STM32L 41xxx/ 42xxx	(mm x mm)	Applicable part numbers
WLCSP144	x	-	-	-	-	-	(5.24 x 5.24)	STM32L4R5xx, STM32L4R7xx, STM32L4R9xx, STM32L4S5xx, STM32L4S7xx, STM32L4S9xx
UFBGA169	x	x	-	-	-	-	(7 x 7)	STM32L496xx, STM32L4A6xx, STM32L4R5xx, STM32L4R9xx, STM32L4S5xx, STM32L4S9xx

^{1.} X = supported.

Table 3 shows the pinout differences for the packages that are available in both families. Other packages used for STM32F405/415 and STM32F407/417 lines are not available in STM32L4 Series / STM32L4+ Series.

STM32L4 Series / STM32L4+ Series as well as STM32F405/415 and STM32F407/417 lines share a high level of pin compatibility. Most peripherals share the same pins.

The transition from STM32F405/415 and STM32F407/417 lines to STM32L4 Series / STM32L4+ Series is simple since only a few pins are different.

Table 3. Pinout differences between STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4+ Series

STM32F	ine / STM32	F407/417 line	STM32L4 Series / STM32L4+ Series				
QFP64	QFP100	QFP144	Pinout	QFP64	QFP100	QFP144	Pinout
-	19	30	VDD	-	19	30	VSSA
31	49	71	VCAP1	31	49	71	vss
-	73	106	VCAP2	-	73	106	VDDUSB ⁽¹⁾
47	-	-	VCAP2	47	-	-	vss
48	-	-	VDD	48	-	-	VDDUSB ⁽¹⁾
-	-	95, 131	VDD	-	-	95, 131	VDDIO2 ⁽¹⁾⁽²⁾
-	-	143	PDR_ON	-	-	143	vss
28	37	48	PB2-BOOT1	28	37	48	PB2
60	94	-	воото	60	94	-	PH3-BOOT0 ⁽³⁾

^{1.} VDDUSB and VDDIO2 pins can be connected externally to VDD.

Only for STM32L4R5xx/S5xx, STM32L49xxx/4Axxx, STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx devices.



AN4821 Rev 5 13/74

^{2.} Only for STM32L49xxx/4Axxx and STM32L47xxx/48xxx devices.

Hardware migration AN4821

Note:

STM32L4R9xx/4S9xx are not compatible with STM32L4 Series, for more details refer to application note Migration between STM32L476xx/486xx and STM32L4+ Series microcontrollers (AN5017).

Recommendations to migrate from STM32F405/415 and STM32F407/417 lines board to STM32L4 Series and STM32L4+ Series boards

The VDD pin (number 19 on QFP100, 30 on QFP144) is now used as VSSA in the STM32L4 Series and STM32L4+ Series devices.

A dedicated V_{DDUSB} supply is used in STM32L4 Series and STM32L4+ Series. It must be connected to the VDDUSB pin, which is pin 48 on QFP64, pin 73 on QFP100 and pin 106 on QFP144 (for STM32L4R9xx/4S9xx refer to the application note *Migration between STM32L476xx/486xx and STM32L4+ Series microcontrollers* (AN5017)).

In STM32F405/415 and STM32F407/417 lines, the pin was used for VCAP2 (QFP100, QFP144) or VDD (QFP64, QFPN48) and is not needed for STM32L4 Series / STM32L4+ Series.

The VCAP1 and VCAP2 pins, used in STM32F405/415 and STM32F407/417 lines for the regulator stabilization through an external capacitor, are not needed in STM32L4 Series / STM32L4+ Series. Those pins are now mapped onto VSS and VDDUSB (see *Table 3*).

The PDR_ON pin used to enable the power supply supervisor in STM32F405/415 and STM32F407/417 lines, it is not needed on STM32L4 Series / STM32L4+ Series and is connected to V_{SS} (pin 143 on QFP144).

On STM32L4 Series and STM32L4+ Series, a dedicated VDDIO2 pin (only for STM32L49xxx/4Axxx and STM32L47xxx/48xxx) is available to supply with an independent power supply the GPIO Port G[15:2]. If the feature is not used, this pin can be connected to the VDD pin (number 95 and 131 on QFP144) with no change on the board design.

The boot pins are different. BOOT1, multiplexed with PB2 on STM32F405/415 and STM32F407/417 lines, is not used on STM32L4 Series / STM32L4+ Series (only PB2 GPIO). BOOT0 is multiplexed with PH3 GPIO on the STM32L4+ Series, STM32L49xxx/4Axxx, STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx devices.

Refer to Section 3: Boot mode selection for details. Those changes do not impact the board design.

Figure 1, Figure 2 and Figure 3 show some examples of board designs migrating from STM32F405/415 and STM32F407/417 lines to STM32L4 Series / STM32L4+ Series.



14/74 AN4821 Rev 5

AN4821 Hardware migration

Figure 1. LQFP100 compatible board design




Figure 2. LQFP64 compatible board design





Figure 3. LQFP144 compatible board design



Hardware migration AN4821

SMPS packages

Some STM32L4 Series and STM32L4+ Series devices offer a package option allowing the connection of an external SMPS.

This is done through two VDD12 pins that are replacing two existing pins in the baseline package.

Compatibility is kept between derivatives of STM32L4 Series and STM32L4+ Series regarding those two VDD12 pins (the pins replaced are different across package types but are the same for all derivatives on similar packages).

Refer to the product datasheets for more details.



AN4821 Boot mode selection

3 Boot mode selection

STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4+ Series can select the boot modes between three options: boot from the main Flash memory, boot from SRAM or boot from the system memory. However, the way to select the boot mode differs between the products.

In STM32F405/415 and STM32F407/417 lines, the boot mode is selected with two pins: BOOT0 and BOOT1.

In the STM32L47xxx/48xxx devices, the boot mode is selected with one pin (BOOT0) and with the nBOOT1 option bit located in the user option bytes at the memory address 0x1FFF 7800.

In the STM32L4+ Series, STM32L49xxx/4Axxx, STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx devices, the boot mode is selected with nBOOT1 option bit and with the BOOT0 pin or the nBOOT0 option bit depending on the value of the nSWBOOT0 option bit in the FLASH_OPTR register as shown in *Table 4*.

Table 4 and *Table 5* summarize the different configurations available for selecting the boot mode.

Table 4. Boot modes for STM32L47xxx/48xxx devices, STM32F405/415 line and STM32F407/417 line

Boot mode	selection ⁽¹⁾	Boot mode	Aliasing	
BOOT1 ⁽²⁾	воот0	Boot mode		
Х	0	Main Flash memory	Main Flash memory is selected as boot space	
0	1	System memory	System memory is selected as boot space	
1	1	Embedded SRAM1	Embedded SRAM1 is selected as boot space	

^{1.} X = equivalent to 0 or 1.

Table 5. Boot modes for STM32L4+ Series, STM32L49xxx/4Axxx, STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx devices⁽¹⁾

nBOOT1 FLASH_OPTR [23]	nBOOT0 FLASH_OPTR [27]	BOOT0 pin PH3	nSWBOOT0 FLASH_OPTR [26]	Main Flash empty ⁽²⁾	Boot Memory Space Alias
Х	Х	0	1	0	Main Flash memory is selected as boot area
Х	Х	0	1	1	System memory is selected as boot area



AN4821 Rev 5 17/74

^{2.} The BOOT1 value is the opposite of the nBOOT1 option bit for STM32L47xxx/48xxx devices.

Boot mode selection AN4821

Table 5. Boot modes for STM32L4+ Series, STM32L49xxx/4Axxx, STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx devices⁽¹⁾

nBOOT1 FLASH_OPTR [23]	nBOOT0 FLASH_OPTR [27]	BOOT0 pin PH3	nSWBOOT0 FLASH_OPTR [26]	Main Flash empty ⁽²⁾	Boot Memory Space Alias
X	1	Х	0	Х	Main Flash memory is selected as boot area
0	Х	1	1	X	Embedded SRAM1 is selected as boot area
0	0	Х	0	Х	Embedded SRAM1 is selected as boot area
1	Х	1	1	X	System memory is selected as boot area
1	0	Х	0	Х	System memory is selected as boot area

^{1.} X =equivalent to 0 or 1.

Embedded bootloader

The embedded bootloader is located in the system memory programmed by ST during production. This bootloader is used to reprogram the Flash memory using one of the serial interfaces listed in *Table 6*.

Table 6. Bootloader interfaces on STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4+ Series

Peripheral ⁽¹⁾	Pin	STM32F405/415 line STM32F407/417 line	STM32L4 Series STM32L4+ Series
DFU	USB_DM (PA11) USB_DP (PA12)	Х	Х
USART1	USART1_TX (PA9) USART1_RX (PA10)	Х	Х
USART2	USART2_TX (PD5) USART2_RX (PD6)	Х	-
USANIZ	USART2_TX (PA2) USART2_RX (PA3)	-	Х

18/74 AN4821 Rev 5

^{2.} For STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx devices, a Flash empty check mechanism is implemented to force the boot from system Flash if the first Flash memory location is not programmed (0xFFFF FFFF) and if the boot selection was configured to boot from the main Flash memory.

AN4821 Boot mode selection

Table 6. Bootloader interfaces on STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4+ Series (continued)

Peripheral ⁽¹⁾	Pin	STM32F405/415 line STM32F407/417 line	STM32L4 Series STM32L4+ Series
USART3	USART3_TX (PB10) USART3_RX (PB11)	Х	-
USART3	USART3_TX (PC10) USART3_RX (PC11)	Х	Х
I2C1	I2C1_SCL (PB6) I2C1_SDA (PB7)	Х	Х
I2C2	I2C2_SCL (PB10) I2C2_SDA (PB11)	Х	Х
12C3	I2C3_SCL (PA8) I2C3_SDA (PB4)	Х	-
1203	I2C3_SCL (PC0) I2C3_SDA (PC1)	-	Х
I2C4	I2C4_SCL (PD12) I2C4_SDA (PD13)	-	X ⁽²⁾
SPI1	SPI1_NSS (PA4) SPI1_SCK (PA5) SPI1_MISO (PA6) SPI1_MOSI (PA7)	Х	Х
SPI2	SPI2_NSS (PB12) SPI2_SCK (PB13) SPI2_MISO (PB14) SPI2_MOSI (PB15)	Х	Х
SPI3	SPI3_NSS (PA15) SPI3_SCK (PC10) SPI3_MISO (PC11) SPI3_MOSI (PC12)	Х	-
CAN1	CAN1_RX (PB8) CAN1_TX (PB9)	-	X ⁽³⁾
CAN2	CAN2_RX (PB5) CAN2_TX (PB13)	Х	X ⁽⁴⁾

^{1.} X = supported.

Refer to the application note *STM32 microcontroller system memory boot mode* (AN2606) for more details on the bootloader.

For smaller packages, it is important to check the pin and peripheral availability.



AN4821 Rev 5 19/74

^{2.} Only for STM32L4+ Series, STM32L49xxx/4Axxx and STM32L45xxx/46xxx devices.

^{3.} Not available on STM32L41xxx/42xxx devices.

^{4.} Only for STM32L49xxx/4Axxx devices.

4 Peripheral migration

4.1 STM32 product cross-compatibility

The STM32 MCUs embed a set of peripherals which can be classified in three groups:

- The first group is for the peripherals that are common to all products. Those peripherals
 are identical on all products, so they have the same structure, registers and control bits.
 There is no need to perform any firmware change to keep the same functionality at the
 application level after migration. All the features and behavior remain the same.
- The second group is for the peripherals that present minor differences from one
 product to another (usually differences due to the support of new features). Migrating
 from one product to another is very easy and does not require any significant new
 development effort.
- The third group is for peripherals which have been considerably modified from one product to another (new architecture, new features...). For this group of peripherals, the migration requires a new development at application level.

Table 7 gives a general overview of this classification.

The software compatibility mentioned in *Table 7* only refers to the register description for low-level drivers.

The STMCube[™] hardware abstraction layer (HAL) is compatible between STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4+ Series.

Table 7. Peripheral compatibility analysis between STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4+ Series

		Nu	umber of	instanc	es in ST		Compatibility with STM32L4 Series / STM32L4+ Series			
Peripheral	F405 F407 F415 F417	L4Rxxx /4Sxxx	L49xxx /4Axxx	L47xxx /48xxx	L45xxx /46xxx	L43xxx /44xxx	L41xxx /42xxx	Software	Pinout	Comments
SPI	3		3 2							- In STM32L4 Series / STM32L4+ Series,
I2S (full duplex)	2			C)			Part	ial	I2S is no longer supported by SPI and it is replaced by a dedicated serial audio interface (SAI) Some alternate functions are not mapped on the same GPIO for SPI2/SPI3

20/74 AN4821 Rev 5

Table 7. Peripheral compatibility analysis between STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4+ Series (continued)

		Number of instances in STM32						Compatibility with STM32L4 Series / STM32L4+ Series		
Peripheral	F405 F407 F415 F417	L4Rxxx /4Sxxx	L49xxx /4Axxx	L47xxx /48xxx	L45xxx /46xxx	L43xxx /44xxx	L41xxx /42xxx	Software	Pinout	Comments
WWDG	1			1						
IWDG	1			1				Full		-
DBGMCU	1			1					NA	
CRC	1			1	I			Partial		Additional features in STM32L4 Series / STM32L4+ Series
ЕХТІ	1		1				Partial	Full	PH2 GPIO only available on STM32L49xxx/4Axxx devices for BGA169 package	
USB OTG HS	1	0				NA		Not available on STM32L4 Series / STM32L4+ Series		
USB OTG FS	1		1 0				Part	ial	 More endpoints in STM32L4 Series /STM32L4+ Series A few register controls are different VDDUSB merged with VDD in STM32F4xxxx 	
USB FS	0		0			1		NA		Only USB device FS on STM32L45xxx/46xxx, STM32L43xxx/44xxx, STM32L41xxx/42xxx
DMA	2			2	2			None	NA	Different features and DMA mapping requests differ (see Section 4.3: Direct memory access controller (DMA))
Basic General P. Advanced Low-power IRTIM	10 2 0		2 7 2 2		2 4 1 2	2 3 1 2	1 3 1 2	Full	Partial	 Some pins not mapped on the same GPIO. Timer instance names may differ. Internal connections may differ



Table 7. Peripheral compatibility analysis between STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4+ Series (continued)

					es in ST		ZL4 361	Compatibility with STM32L4 Series / STM32L4+ Series		
Peripheral	F405 F407 F415 F417	L4Rxxx /4Sxxx	L49xxx /4Axxx	L47xxx /48xxx	L45xxx /46xxx	L43xxx /44xxx	L41xxx /42xxx	Software	Pinout	Comments
SDIO/ SDMMC	1			1			0	Full comp	atibility	Some pins not mapped on same GPIO
FMC/ FSMC	1		1			0		Partial	Partial	 PC card interface not supported on STM32L4 Series / STM32L4+ Series Only 1 bank of NAND Flash supported on STM32L4 Series / STM32L4+ Series (2 on STM32F4 Series)
PWR	1			1					NA	-
USART UART LPUART	4 2 0		3 2 1	1	3 1 1	(3) 1		Full	 Additional features in STM32L4 Series / STM32L4+ Series Fully compatible pinout for USART1/2/3
I2C	3	4	ļ	3	4		3	None	Partial	 Fully compatible pinout for I2C1/2 I2C3 mapped on different GPIOs Additional features in STM32L4 Series and STM32L4+ Series
ADC	3	1	3	3	,	1	2			Additional features in STM32L4 SeriesSome pins mapped on different GPIOs
DAC channels	2		2		1	2	0	Part	ial	Additional features in STM32L4 Series and STM32L4+ Series
RTC	1			1	l			Partial	Full	Additional features in STM32L4 Series and STM32L4+ Series
FLASH	1	1	- 2	2		1	· 	No	NA	New peripheral

22/74 AN4821 Rev 5

Table 7. Peripheral compatibility analysis between STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4+ Series (continued)

			ımber of						ibility w	ith STM32L4 Series / 2L4+ Series
Peripheral	F405 F407 F415 F417	L4Rxxx /4Sxxx	L49xxx /4Axxx	L47xxx /48xxx	L45xxx /46xxx	L43xxx /44xxx	L41xxx /42xxx	Software	Pinout	Comments
GPIO	Up to 140	Up to 140	Up to 136	Up to 114			Full		At reset: - STM32F405/415 and STM32F407/417 lines configured in Input-floating mode - STM32L4 Series and STM32L4+ Series configured in analog mode	
SYSCFG	1			1				Partial		-
CRYP/ AES	1			1	1			No	NA	- AES only on STM32L4Axxx, STM32L48xxx, STM32L46xxx, STM32L44xxx, STM32L42xxx - Cryptographic accelerator on STM32F415xx, STM32F417xx - No cryptographic accelerator on STM32L4 Series, STM32L4 Series, STM32L4 Series, STM32F405xx and STM32F407xx
HASH	1	1			()		Full	NA	Only on STM32L4Axx
bxCAN	2	1	2		1		0	Fu	ll	-
ETH	1			C)			N/A	١	Ethernet only on STM32F407/417 line
DCMI	1	1	l	0				Ful	II	Camera interface only on STM32L49xxx/4Axxx and STM32F407/417 line
= Partia										



4.2 Memory mapping

The peripheral address mapping has been changed in STM32L4 Series / STM32L4+ Series compared to STM32F405/415 and STM32F407/417 lines. *Table 8* provides the peripheral address mapping differences between them.

Table 8. Peripheral address mapping differences between STM32F405/415 and STM32F407/417 lines and STM32L4 Series/ STM32L4+ Series

Peripheral		2F405/415 line 2F407/417 line	_	STM32L4 Series / STM32L4+ Series		
	Bus	Base address	Bus	Base address ⁽¹⁾		
FSMC/FMC	AHB3	0xA0000000	AHB3	0xA000 0000		
RNG		0x50060800	AHB2	0x5006 0800		
HASH		0x50060400	AHB2	0x5006 0400		
CRYP	AHB2	0x50060000		NA		
DCMI		0x50050000	AHB2	0x5005 0000		
USB OTG FS		0x50000000	ANDZ	0x5000 0000		
USB OTG HS		0x40040000		NA		
ETHERNET MAC		0x40029000		INA		
DMA2		0x40026400	ALIDA	0x4002 0400		
DMA1		0x40026000	- AHB1	0x4002 0000		
BKPSRAM		0x40024000	•	NA		
Flash Interface Reg.		0x40023C00		0x4002 2000		
RCC		0x40023800	AHB1	0x4002 1000		
CRC		0x40023000	1	0x4002 3000		
GPIOI	AHB1	0x40022000		0x4800 2000		
GPIOH		0x40021C00		0x4800 1C00		
GPIOG	·	0x40021800		0x4800 1800		
GPIOF		0x40021400		0x4800 1400		
GPIOE		0x40021000	AHB2	0x4800 1000		
GPIOD		0x40020C00		0x4800 0C00		
GPIOC		0x40020800		0x4800 0800		
GPIOB		0x40020400		0x4800 0400		
GPIOA		0x40020000		0x4800 0000		
TIM11		0x40014800				
TIM10	APB2	0x40014400		NA		
TIM9	APDZ	0x40014000				
EXTI		0x40013C00	APB2	0x4001 0400		



Table 8. Peripheral address mapping differences between STM32F405/415 and STM32F407/417 lines and STM32L4 Series/ STM32L4+ Series (continued)

Peripheral	STM32	2F405/415 line 2F407/417 line	S	TM32L4 Series / TM32L4+ Series	
	Bus	Base address	Bus	Base address ⁽¹⁾	
SYSCFG		0x40013800		0x4001 0000	
SPI1		0x40013000	APB2	- 0x4001 2800 - 0x5006 2400 (AHB2) on STM32L4+ Series	
SDIO/SDMMC	•	0x40012C00		0x4001 2800	
ADC1 - ADC2 - ADC3	APB2	0x40012000	AHB2	0x5004 0000	
USART6	•	0x40011400		NA	
USART1		0x40011000		0x4001 3800	
TIM8	•	0x40010400	APB2	0x4001 3400	
TIM1	•	0x40010000		0x4001 2C00	
DAC		0x40007400		0x4000 7400	
PWR	•	0x40007000		0x4000 7000	
CAN2	•	0x40006800	APB1	0x4000 6800	
CAN1	•	0x40006400		0x4000 6400	
I2C3	•	0x40005C00		0x4000 5C00	
I2C2	•	0x40005800		0x4000 5800	
I2C1	•	0x40005400		0x4000 5400	
UART5	•	0x40005000		0x4000 5000	
UART4	•	0x40004C00		0x4000 4C00	
UART3	•	0x40004800		0x4000 4800	
USART2	APB1	0x40004400		0x4000 4400	
I2S3ext	7 5.1	0x40004000		NA	
SPI3 / I2S3		0x40003C00	ADD1	0x4000 3C00	
SPI2 / I2S2	•	0x40003800	APB1	0x4000 3800	
I2S2ext		0x40003400		NA	
IWDG		0x40003000		0x4000 3000	
WWDG	•	0x40002C00	APB1	0x4000 2C00	
RTC (inc. BKP registers)		0x40002800		0x4000 2800	
TIM14		0x40002000			
TIM13		0x40001C00		NA	
TIM12		0x40001800			



Table 8. Peripheral address mapping differences between STM32F405/415 and STM32F407/417 lines and STM32L4 Series/ STM32L4+ Series (continued)

Peripheral		2F405/415 line 2F407/417 line	_	M32L4 Series / M32L4+ Series
	Bus	Base address	Bus	Base address ⁽¹⁾
TIM7		0x40001400	ADD1	0x400 01400
TIM6	1	0x40001000	APB1	0x4000 1000
TIM5	APB1	0x40000C00		0x4000 0C00
TIM4	APDI	0x40000800	APB1	0x4000 0800
TIM3		0x40000400	APDI	0x4000 0400
TIM2		0x40000000	=	0x4000 0000
QUADSPI			AHB3 ⁽²⁾ , ABH4	0xA000 1000
AES			AHB2	0x5006 0000
DMA2D			AHB1	0x4002 B000
TSC			AUDI	0x4002 4000
DFSDM				0x4001 6000
SAI2				0x4001 5800
SAI1				0x4001 5400
TIM17				0x4001 4800
TIM16			APB2	0x4001 4400
TIM15				0x4001 4000
FIREWALL				0x4001 1C00
COMP				0x4001 0200
VREF		NA	 	0x4001 0030
LPTIM2				0x4000 9400
SWPMI1			 	0x4000 8800
I2C4				0x4000 8400
LPUART1			 	0x4000 8000
LPTIM1			A DD4	0x4000 7C00
OPAMP			APB1	0x4000 7800
LCD				0x4000 2400
USB SRAM				0x4000 6C00
USB FS				0x4000 6800
CRS				0x4000 6000
OCTOSPI2			ALIDO	0xA000 1400
OCTOSPI			AHB3	0xA000 1000



Table 8. Peripheral address mapping differences between STM32F405/415 and STM32F407/417 lines and STM32L4 Series/ STM32L4+ Series (continued)

Peripheral		2F405/415 line 2F407/417 line	STM32L4 Series / STM32L4+ Series					
	Bus Base address		Bus	Base address ⁽¹⁾				
OCTOSPIM			AHB2	0x5006 1C00				
GFXMMU			AHB1	0x4002 C000				
DMAMUX1		NA	АПВТ	0x4002 0800				
DSIHOST			APB2	0x4001 6C00				
LCD-TFT			APD2	0x4001 6800				
Color key:								
= Base address or	bus change							

= Not applicable (NA)

The system memory mapping has been updated between STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4+ Series. For more details refer to the reference manuals or datasheets.

While only one SRAM1 is available in STM32F405/415 and STM32F407/417 lines, three SRAMs are implemented in STM32L4 Series and STM32L4+ Series: SRAM1, SRAM2 and SRAM3 (available only in STM32L4+ Series). The SRAM2 (64 Kbytes for STM32L4+ Series and STM32L49xxx/4Axxx, 32 Kbytes for STM32L47xxx/48xxx, STM32L45xxx/46xxx, 16 Kbytes for STM32L43xxx/44xxx and 8 Kbytes for STM32L41xxx/42xxx) includes the additional features listed below:

- Maximum performance through ICode bus access without physical remap
- Parity check option (32-bit + 4-bit parity check)
- Write protection with 1 Kbyte granularity
- Read protection (RDP)
- Erase by system reset (option byte) or by software
- Content is preserved in Low-power run, Low-power sleep, Stop 0, Stop 1, Stop 2 mode
- Content can be preserved (RRS bit set in PWR_CR3 register) in Standby mode (not the case for SRAM1).

577

AN4821 Rev 5 27/74

On the STM32L4 Series / STM32L4+ Series devices on which the peripheral is not implemented, the memory address is reserved.

AHB3 for STM32L47xxx/48xxx, STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx devices, AHB4 for STM32L49xxx/4Axxx devices

4.3 Direct memory access controller (DMA)

STM32F405/415 and STM32F407/417 lines implement an enhanced DMA compared to STM32L4 Series and STM32L4+ Series. The main differences are highlighted in *Table 9*.

For STM32L4+ Series, each DMA request line is connected in parallel to all the channels of the DMAMUX request line multiplexer. In STM32L476xx/486xx, the DMA request line is connected directly to the peripherals.

The DMAMUX request multiplexer allows a DMA request line to be routed between the peripherals and the DMA controllers of the product. The routine function is ensured by a programmable multi-channel DMA request line multiplexer. Each channel selects a unique DMA request line, unconditionally or synchronously with events from its DMAMUX synchronization inputs.

Table 9. DMA differences between STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4+ Series

DMA	STM32F405/415 line STM32F407/417 line	STM32L4 Series / STM32L4+ Series
Architecture	Dual AHB master. – 1 DMA controller for memory accesses – 1 DMA controller for peripheral accesses	Both DMA controllers can access memory and peripherals
Streams	8 streams per controller8 channels per stream	 7 channels per controller ("streams" in STM32F405/415 and STM32F407/417 lines) 8 requests per channel ("channels" in STM32F405/415 line and STM32F407/417 line).
Data management	Four-word depth 32 first-in, first-out memory buffers (FIFOs) per stream, that can be used in FIFO mode or Direct mode	NA
Color key: = Feature not available (NA) = Differences		



Table 10 presents the differences between the peripheral DMA requests in the STM32F405/415 and STM32F407/417 lines compared to STM32L4 Series and STM32L4+ Series.

Table 10. DMA request differences between STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4+ Series

Peripheral	DMA request	STM32F405/415 line STM32F407/417 line	STM32L4 Series / STM32L4+ Series ⁽¹⁾
	ADC1	DMA2_Stream0 DMA2_Stream4	DMA1_Channel1 DMA2_Channel3
ADC	ADC2	DMA2_Stream2 DMA2_Stream3	DMA1_Channel2 DMA2_Channel4
	ADC3	NA	DMA1_Channel3 DMA2_Channel5
DAC	DAC1_CH1	DMA1_Stream5	DMA1_Channel3 DMA2_Channel4
	DAC1_CH2	DMA1_Stream6	DMA1_Channel4 DMA2_Channel5
DFSDM	DFSDM0 DFSDM1 DFSDM2 DFSDM3	NA	DMA1_Channel4 DMA1_Channel5 DMA1_Channel6 DMA1_Channel7
SPI1	SPI1_Rx	DMA2_Stream0 DMA2_Stream2	DMA1_Channel2 DMA2_Channel3
J. T.	SPI1_Tx	DMA2_Stream3 DMA2_Stream5	DMA1_Channel3 DMA2_Channel4
SPI2	SPI2_Rx SPI2_Tx	DMA1_Stream3 DMA1_Stream4	DMA1_Channel4 DMA1_Channel5
SPI3	SPI3_Rx	DMA1_Stream0 DMA1_Stream2	DMA2_Channel1
OI 10	SPI3_Tx	DMA1_Stream5 DMA1_Stream7	DMA2_Channel2
QUADSPI	QUADSPI	NA	DMA1_Channel5 DMA2_Channel7
USART1	USART1_Rx	DMA2_Stream2 DMA2_Stream5	DMA1_Channel5 DMA2_Channel7
- COMMITTEE	USART1_Tx	DMA2_Stream7	DMA1_Channel4 DMA2_Channel6
USART2	USART2_Rx USART2_Tx	DMA1_Stream5 DMA1_Stream6	DMA1_Channel6 DMA1_Channel7
	USART3_Rx	DMA1_Stream1	DMA1_Channel3
USART3	USART3_Tx	DMA1_Stream3 DMA1_Stream4	DMA1_Channel2



Table 10. DMA request differences between STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4+ Series (continued)

Peripheral	DMA request	STM32F405/415 line STM32F407/417 line	STM32L4 Series / STM32L4+ Series ⁽¹⁾
UART4	UART4_Rx UART4_Tx	DMA1_Stream2 DMA1_Stream4	DMA2_Channel5 DMA2_Channel3
UART5	UART5_Rx UART5_Tx	DMA1_Stream0 DMA1_Stream7	DMA2_Channel2 DMA2_Channel1
USART6	USART6_Rx	DMA2_Stream1 DMA2_Stream2	. NA
OOAKTO	USART6_Tx	DMA2_Stream6 DMA2_Stream7	NA
12C1	I2C1_Rx	DMA1_Stream0 DMA1_Stream5	DMA1_Channel7 DMA2_Channel6
	I2C1_Tx	DMA1_Stream6 DMA1_Stream7	DMA1_Channel6 DMA2_Channel7
I2C2	I2C2_Rx	DMA1_Stream2 DMA1_Stream3	DMA1_Channel5
	I2C2_Tx	DMA1_Stream7	DMA1_Channel4
I2C3	I2C3_Rx	DMA1_Stream1 DMA1_Stream2	DMA1_Channel3
1203	I2C3_Tx	DMA1_Stream4 DMA1_Stream5	DMA1_Channel2
I2C4	I2C4_Rx I2C4_Tx	NA	DMA2_Channel1 DMA2_Channel2
SDIO	SDIO	DMA2_Stream3 DMA2_Stream6	NA
SDMMC	SDMMC	NA	DMA2_Channel4 DMA2_Channel5
	TIM1_UP	DMA2_Stream5	DMA1_Channel6
	TIM1_TRIG	DMA2_Stream0 DMA2_Stream4	DMA1_Channel4
	TIM1_COM	DMA2_Stream4	DMA1_Channel4
TIM1	TIM1_CH1	DMA2_Stream1 DMA2_Stream3	DMA1_Channel2
	TIM1_CH2	DMA2_Stream2	DMA1_Channel3
	TIM1_CH3	DMA2_Stream6	DMA1_Channel7
	TIM1_CH4	DMA2_Stream4	DMA1_Channel4



Table 10. DMA request differences between STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4+ Series (continued)

Peripheral	DMA request	STM32F405/415 line STM32F407/417 line	STM32L4 Series / STM32L4+ Series ⁽¹⁾
	TIM2_UP	DMA1_Stream1 DMA1_Stream7	DMA1_Channel2
	TIM2_CH1	DMA1_Stream15	DMA1_Channel5
TIM2	TIM2_CH2	DMA1_Stream6	DMA1_Channel7
	TIM2_CH3	DMA1_Stream1	DMA1_Channel1
	TIM2_CH4	DMA1_Stream6 DMA1_Stream7	DMA1_Channel7
ТІМЗ	TIM3_UP TIM3_TRIG TIM3_CH1 TIM3_CH2 TIM3_CH3 TIM3_CH4	DMA1_Stream2 DMA1_Stream4 DMA1_Stream4 DMA1_Stream5 DMA1_Stream7 DMA1_Stream2	DMA1_Channel3 DMA1_Channel6 DMA1_Channel6 NA DMA1_Channel2 DMA1_Channel3
TIM4	TIM4_UP TIM4_CH1 TIM4_CH2 TIM4_CH3	DMA1_Stream6 DMA1_Stream0 DMA1_Stream3 DMA1_Stream7	DMA1_Channel7 DMA1_Channel1 DMA1_Channel4 DMA1_Channel5
	TIM5_UP	DMA1_Stream0 DMA1_Stream6_Stream3	DMA2_Channel2
	TIM5_CH1	DMA1_Stream2	DMA2_Channel5
	TIM5_CH2	DMA1_Stream4	DMA2_Channel4
TIM5	TIM5_CH3	DMA1_Stream0	DMA2_Channel2
	TIM5_CH4	DMA1_Stream1 DMA1_Stream3	DMA2_Channel1
	TIM5_TRIG	DMA1_Stream1 DMA1_Stream3	DMA2_Channel1
	TIM5_COM	NA	DMA2_Channel1
TIM6	TIM6_UP	DMA1_Stream1	DMA1_Channel3 DMA2_Channel4
тім7	TIM7_UP	DMA1_Stream2 DMA1_Stream4	DMA1_Channel4 DMA2_Channel5



Table 10. DMA request differences between STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4+ Series (continued)

Peripheral	DMA request	STM32F405/415 line STM32F407/417 line	STM32L4 Series / STM32L4+ Series ⁽¹⁾
	TIM8_CH1	DMA2_Stream2	DMA2_Channel6
	TIM8_CH2	DMA2_Stream2 DMA2_Stream3	DMA2_Channel7
TIM8	тім8_снз	DMA2_Stream2 DMA2_Stream4	DMA2_Channel1
	TIM8_CH4	DMA2_Stream7	DMA2_Channel2
	TIM8_UP	DMA2_Stream1	DMA2_Channel1
	TIM8_TRIG	DMA2_Stream7	DMA2_Channel2
	TIM8_COM	DMA2_Stream7	DMA2_Channel2
TIM15	TIM15_CH1 TIM15_UP TIM15_TRIG TIM15_COM		DMA1_Channel5
TIM16	TIM16_CH1	NA	DMA1_Channel3 DMA1_Channel6
TIMITO	TIM16_UP		DMA1_Channel3 DMA1_Channel6
TIM17	TIM17_CH1		DMA1_Channel1 DMA1_Channel7
	TIM17_UP		DMA1_Channel1 DMA1_Channel7
SAI1	SAI1_A		DMA2_Channel1 DMA2_Channel6
	SAI1_B		DMA2_Channel2 DMA2_Channel7
SAI2	SAI2_A		DMA1_Channel6 DMA2_Channel1
	SAI2_B		DMA1_Channel7 DMA2_Channel2
SWPMI	SWPMI_Rx SWPMI_Tx		DMA2_Channel1 DMA2_Channel2
	CRYP_OUT	DMA1_Stream5	. NA
	CRYP_IN	DMA1_Stream6	IVA
AES/CRYPT	AES_OUT	NA	DMA2_Channel3 DMA2_Channel2
	AES_IN	- NA	DMA2_Channel5 DMA2_Channel1



Table 10. DMA request differences between STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4+ Series (continued)

Peripheral	DMA request	STM32F405/415 line STM32F407/417 line	STM32L4 Series / STM32L4+ Series ⁽¹⁾
128	I2S2_EXT_Rx I2S2_EXT_Tx I2S3_EXT_Rx I2S3_EXT_Tx	DMA1_Stream3 DMA1_Stream4 DMA1_Stream0 DMA1_Stream2 DMA1_Stream5	NA
HASH	HASH_IN	DMA2_Stream7	DMA2_Channel7
DCMI	DCMI	DMA2_Stream7 DMA2_Stream1	DMA2_Channel7 DMA2_Channel5
Color key: = Feature not available (NA) = Differences			

^{1.} On STM32L4 Series and STM32L4+ Series devices on which the peripheral is not implemented, the DMA

4.4 Interrupts

Table 11 presents the interrupt vectors in STM32F405/415 and STM32F407/417 lines compared to STM32L4 Series and STM32L4+ Series.

Table 11. Interrupt vector differences between STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4+ Series

Position	STM32F405/415 line STM32F407/417 line	STM32L4 Series / STM32L4+ Series ⁽¹⁾
0	WWDG	WWDG
1	PVD	PVD / PVM
2	TAMP_ STAMP	TAMPER / CSS
3	RTC_WKUP	RTC_WKUP
4	FLASH	FLASH
5	RCC	RCC
6	EXTI0	EXTI0
7	EXTI1	EXTI1
8	EXTI2	EXTI2
9	EXTI3	EXTI3
10	EXTI4	EXTI4
11	DMA1_Stream0	DMA1_Channel1
12	DMA1_Stream1	DMA1_Channel2
13	DMA1_Stream2	DMA1_Channel3



Table 11. Interrupt vector differences between STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4+ Series (continued)

Position	STM32F405/415 line STM32F407/417 line	STM32L4 Series / STM32L4+ Series ⁽¹⁾
14	DMA1_Stream3	DMA1_Channel4
15	DMA1_Stream4	DMA1_Channel5
16	DMA1_Stream5	DMA1_Channel6
17	DMA1_Stream6	DMA1_Channel7
18	ADC	ADC1_2
19	CAN1_TX	CAN1_TX
20	CAN1_RX0	CAN1_RX0
21	CAN1_RX1	CAN1_RX1
22	CAN1_SCE	CAN1_SCE
23	EXTI9_5	EXTI9_5
24	TIM1_BRK / TIM9	TIM1_BRK / TIM15
25	TIM1_UP / TIM10	TIM1_UP / TIM16
26	TIM1_TRG_COM / TIM11	TIM1_TRG_COM / TIM17
27	TIM1_CC	TIM1_CC
28	TIM2	TIM2
29	TIM3	TIM3
30	TIM4	TIM4
31	I2C1_EV	I2C1_EV
32	I2C1_ER	I2C1_ER
33	I2C2_EV	I2C2_EV
34	I2C2_ER	I2C2_ER
35	SPI1	SPI1
36	SPI2	SPI2
37	USART1	USART1
38	USART2	USART2
39	USART3	USART3
40	EXTI15_10	EXTI15_10
41	RTC_Alarm	RTC_Alarm
42	OTG_FS WKUP	DFSDM3
43	TIM8_BRK_TIM12	TIM8_BRK
44	TIM8_UP_TIM13	TIM8_UP
45	TIM8_TRG_COM_TIM14	TIM8_TRG_COM
46	TIM8_CC	TIM8_CC

Table 11. Interrupt vector differences between STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4+ Series (continued)

Position	STM32F405/415 line STM32F407/417 line	STM32L4 Series / STM32L4+ Series ⁽¹⁾
47	DMA1_Stream7	ADC3
48	FSMC	FMC
49	SDIO	SDMMC
50	TIM5	TIM5
51	SPI3	SPI3
52	UART4	UART4
53	UART5	UART5
54	TIM6_DAC	TIM6_DACUNDER
55	TIM7	TIM7
56	DMA2_Stream0	DMA2_Channel1
57	DMA2_Stream1	DMA2_Channel2
58	DMA2_Stream2	DMA2_Channel3
59	DMA2_Stream3	DMA2_Channel4
60	DMA2_Stream4	DMA2_Channel5
61	ETH	DFSDM0
62	ETH_WKUP	DFSDM1
63	CAN2_TX	DFSDM2
64	CAN2_RX0	COMP
65	CAN2_RX1	LPTIM1
66	CAN2_SCE	LPTIM2
67	OTG_FS	 OTG_FS (STM32L49xxx/4Axxx and STM32L47xxx/48xxx devices) USB_FS (STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx devices)
68	DMA2_Stream5	DMA2_CH6
69	DMA2_Stream6	DMA2_CH7
70	DMA2_Stream7	LPUART1
71	USART6	- QUADSPI - OCTOSPI1 (STM32L4+ Series)
72	I2C3_EV	I2C3_EV
73	I2C3_ER	I2C3_ER
74	OTG_HS_EP1_OUT	SAI1
75	OTG_HS_EP1_IN	SAI2



Table 11. Interrupt vector differences between STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4+ Series (continued)

	STWISZE407/417 IIIIeS aliu STWISZE4 SerieS / STWISZE4+ SerieS (CONtillideu)			
Position	STM32F405/415 line STM32F407/417 line	STM32L4 Series / STM32L4+ Series ⁽¹⁾		
76	OTG_HS_WKUP	- SWPMI1 - OCTOSPI2 (STM32L4+ Series)		
77	OTG_HS	TSC		
78	DCMI	- LCD - DSIHOST (STM32L4R9xx/4S9xx)		
79	CRYP	AES		
80	HASH_RNG	HASH_RNG		
81	FPU	FPU		
82		HASH and CRS		
83		I2C4_EV		
84		I2C4_ER		
85		DCMI		
86	NA	CAN2_TX		
87		CAN2_RX0		
88		CAN2_RX1		
89		CAN2_SCE		
90		DMA2D		
91		LCD-TFT		
92		LCD-TFT_ER		
93		GFXMMU		
94		DMAMUX1_OVR		
Color key:				
= Same feature, but specification change or enhancement				
= Feature not available (NA)				
= Differences				

On STM32L4 Series and STM32L4+ Series devices on which the peripheral is not implemented, the interrupt is not applicable.

36/74 AN4821 Rev 5

4.5 Reset and clock control (RCC)

The main differences related to the RCC (reset and clock controller) between the STM32L4 Series / STM32L4+ Series, the STM32F405/415 line and the STM32F407/417 line, are presented in *Table 12*.

Table 12. RCC differences between STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4+ Series

RCC	STM32F405/415 line STM32F407/417 line	STM32L4 Series STM32L4+ Series
MSI	NA	 MSI is a low-power oscillator with programmable frequency up to 48 MHz It can replace PPLs as system clock (faster wakeup, lower consumption) It can be used as USB device clock (no need for external high-speed crystal oscillator) Multi Speed RC factory and user trimmed (100 kHz, 200 kHz, 400 kHz, 800 kHz, 1 MHz, 2 MHz, 4 MHz (default value), 8 MHz, 16 MHz, 24 MHz, 32 MHz and 48 MHz) Auto calibration from LSE
HSI16	16 MHz RC factor	y and user trimmed
LSI	32 kHz	32 kHz RCLower consumption, higher accuracy (refer to product datasheet)
HSE	4 to 26 MHz	4 to 48 MHz
LSE	32.768 kHz available ir	backup domain (VBAT)
LOL	NA	Configurable drive/consumption
HSI48	NA	 48 MHz RC (only for STM32L4+ Series, STM32L49xxx/4Axxx, STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xx) Can drive USB Full Speed, SDMMC and RNG

Table 12. RCC differences between STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4+ Series (continued)

RCC	STM32F405/415 line STM32F407/417 line	STM32L4 Series STM32L4+ Series
PLL	 Main PLL for system clock and for USB OTG, RNG and SDIO ≤ 48 MHz clock. 1 PLL (PLLI2S) for I2S The PLL sources are HSI, HSE 	 Main PLL for system 2 PLLs for SAI1/2, ADC, RNG, SDMMC and OTG FS clock (for STM32L4+ Series, STM32L49xxx/4Axxx and STM32L47xxx/48xxx) 1 PLL for SAI1, ADC, RNG, SDMMC, USB FS clock (for STM32L45xxx/46xxx and STM32L43xxx/44xxx) Each PLL can provide up to 3 independent outputs The PLL multiplication/division factors are different from STM32F405/415 and STM32F407/417 lines PLL clock sources: MSI, HSI16, HSE
System clock source	HSI, HSE or PLL	MSI, HSI16, HSE or PLL
System clock frequency	Up to 168 MHz16 MHz after reset using HSI	Up to 80 MHz or 120 for STM32L4+ Series4 MHz after reset using MSI
AHB frequency	Up to 168 MHz	Up to 80 MHz or 120 for STM32L4+ Series
APB1 frequency	Up to 42 MHz	Up to 80 MHz or 120 for STM32L4+ Series
APB2 frequency	Up to 84 MHz	Up to 80 MHz or 120 for STM32L4+ Series
RTC clock source	LSI, LSE or HSE (1 MHz) using 231 clock pre-divider	LSI, LSE or HSE/32
MCO clock source	 MCO1 pin (PA8): HSI, LSE, HSE, PLLCLK MCO2 pin (PC9): HSE, PLLCLK, SYSCLK, PLLI2S With configurable prescaler, 1, 2, 3, 4, 5 for each output 	 MCO pin (PA8): SYSCLK, HSI16, HSE, PLLCLK, MSI, LSE, LSI or HSI48 (for STM32L4+ Series, STM32L49xxx/4Axxx, STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx) With configurable prescaler, 1, 2, 4, 8 or 16 for each output
css	- CSS on HSE (clock security system) - CSS on LSE	



Table 12. RCC differences between STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4+ Series (continued)

RCC	STM32F405/415 line STM32F407/417 line	STM32L4 Series STM32L4+ Series					
Internal oscillator measurement / calibration	 LSE connected to TIM5 CH4 IC: can measure HSI with respect to LSE clock high-precision LSI connected to TIM5 CH4 IC: can measure LSI with respect to HSI or HSE clock precision HSE connected to TIM11 CH1 IC: can measure HSE with respect to LSE/HSI clock 	 Mainly replacing TIM5/TIM11 in STM32F405/415 and STM32F407/417 lines by TIM15/16/17 in STM32L4 Series / STM32L4+ Series LSE connected to TIM15 or TIM16 CH1 IC: can measure HSI16 or MSI with respect to LSE clock high-precision LSI connected to TIM16 CH1 IC: can measure LSI with respect to HSI16 or HSE clock precision HSE/32 connected to TIM17 CH1 IC: can measure HSE with respect to LSE/HSI16 clock MSI connected to TIM17 CH1 IC: can measure MSI with respect to HSI16/HSE clock On STM32L45xxx/46xxx and STM32L43xxx/44xxx, HSE/32 and MSI connected to TIM16 CH1 IC 					
Interrupt	 CSS (linked to NMI IRQ) LSIRDY, LSERDY, HSIRDY, HSERDY, PLLRDY, PLLI2SRDY (linked to RCC global IRQ) 	 CSS (linked to NMI IRQ) LSECSS, LSIRDY, LSERDY, HSIRDY, MSIRDY, HSERDY, PLLRDY, PLLSAI1RDY, PLLSAI2RDY (only on STM32L4+ Series, STM32L49xxx/4Axxx and STM32L47xxx/48xxx) (linked to RCC global IRQ) 					
Color key:	Color key:						
= New feature or architecture							
= Same feature, but specification change or enhancement							
	ot available (NA)						
= Difference	es						

In addition to the differences described in *Table 12*, the following additional adaptation steps may be needed for the migration:

- Performance versus V_{CORE} ranges
- Peripheral access configuration
- Peripheral clock configuration.



4.5.1 Performance versus V_{CORE} ranges

In STM32L4 Series and STM32L4+ Series, the maximum CPU clock frequency and number of Flash memory wait states depend on the selected voltage range $V_{\mbox{CORE}}$. See *Table 13*.

Table 13. Performance versus V_{CORE} ranges for STM32L4 Series /STM32L4+ Series⁽¹⁾

		V _{CORE} Typical Range Value (V)		Max frequency (MHz)					
performance	periormance	Italige	value (V)	5 WS	4 WS	3 WS	2 WS	1 WS	0 WS
	STM32L4 Series								
High	Medium	1	1.2	-	80	64	48	32	16
Medium	High	2	1.0	-	26	26	18	12	6
			STM32L4+	Series					
		1 boost mode	1.28	120	100	80	60	40	20
High	Medium	1 normal mode	1.2	-	-	80	60	40	20
Medium	High	2	1.0	-	-	-	26	16	8

^{1.} WS = wait state.

In STM32F405/415 and STM32F407/417 lines, the maximum CPU clock frequency and number of Flash memory wait states depend on the selected voltage range V_{DD} . See *Table 14*.

Table 14. Number of wait states according to CPU clock (HCLK) frequency for STM32F405/415 and STM32F407/417 lines

	HCLK (MHz)			
Wait states (WS) (LATENCY)	Voltage range 2.7 V - 3.6 V	Voltage range 2.4 V - 2.7 V	Voltage range 2.1 V - 2.4 V	Voltage range 1.8 V - 2.1 V Prefetch OFF
0 WS (1 CPU cycle)	0 < HCLK ≤ 30	0 < HCLK ≤ 24	0 < HCLK ≤ 22	0 < HCLK ≤ 20
1 WS (2 CPU cycles)	30 < HCLK ≤ 60	24 < HCLK ≤ 48	22 < HCLK ≤ 44	20 < HCLK ≤ 40
2 WS (3 CPU cycles)	60 < HCLK ≤ 90	48 < HCLK ≤ 72	44 < HCLK ≤ 66	40 < HCLK ≤ 60
3 WS (4 CPU cycles)	90 < HCLK ≤ 120	72 < HCLK ≤ 84	66 < HCLK ≤ 88	60 < HCLK ≤ 80
4 WS (5 CPU cycles)	120 < HCLK ≤ 150	96 < HCLK ≤ 120	88 < HCLK ≤ 110	80 < HCLK ≤ 100
5 WS (6 CPU cycles)	150 < HCLK ≤ 168	120 < HCLK ≤ 144	110 < HCLK ≤ 132	100 < HCLK ≤ 120



Table 14. Number of wait states according to CPU clock (HCLK) frequency for STM32F405/415 and STM32F407/417 lines (continued)

	HCLK (MHz)				
Wait states (WS) (LATENCY)	Voltage range 2.7 V - 3.6 V	Voltage range 2.4 V - 2.7 V	Voltage range 2.1 V - 2.4 V	Voltage range 1.8 V - 2.1 V Prefetch OFF	
6 WS (7 CPU cycles)	-	144 < HCLK ≤ 168	132 < HCLK ≤ 154	120 < HCLK ≤ 140	
7 WS (8 CPU cycles)	-	-	154 < HCLK ≤ 168	140 < HCLK ≤ 160	

On top of the V_{DD} voltage range specified in above tables, the maximum frequency is limited by the power-scale value indicated by software in VOS[1:0] bits of the PWR_CR register. Those bits modify the internal digital logic voltage from the power regulator.

This voltage scaling allows optimizing the power consumption when the device is clocked by the maximum CPU frequency.

4.5.2 Peripheral access configuration

Since the address mapping of some peripherals has been changed in STM32L4 Series / STM32L4+ Series compared to STM32F405/415 and STM32F407/417 lines, different registers must be used to [enable/disable] or [enter/exit] the peripheral [clock] or [from reset mode]. See *Table 15* for details.

Table 15. RCC registers for peripheral access configuration for STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4+ Series

Bus	Register STM32F405/415 line STM32F407/417 line	Register STM32L4 Series STM32L4+ Series	Comments
	RCC_AHB1RSTR (AHB1) RCC_AHB2RSTR (AHB2) RCC_AHB3RSTR (AHB3)		Used to [enter/exit] the AHB peripheral from reset
AHB	RCC_AH	B1ENR (AHB1) B2ENR (AHB2) B3ENR (AHB3)	Used to [enable/disable] the AHB peripheral clock
	RCC_AHB1LPENR RCC_AHB2LPENR RCC_AHB3LPENR	RCC_AHB1SMENR (AHB1) RCC_AHB2SMENR (AHB2) RCC_AHB3SMENR (AHB3)	Used to [enable/disable] the AHB peripheral clock in Sleep mode



AN4821 Rev 5 41/74

Table 15. RCC registers for	peripheral access con	figuration for STM32F405/415 and
STM32F407/417 lines	and STM32L4 Series / S	STM32L4+ Series (continued)

Bus	Register STM32F405/415 line STM32F407/417 line	Register STM32L4 Series STM32L4+ Series	Comments
	RCC_APB1RSTR	RCC_APB1RSTR1 RCC_APB1RSTR2 ⁽¹⁾	Used to [enter/exit] the APB1 peripheral from reset
APB1	RCC_APB1ENR	RCC_APB1ENR1 RCC_APB1ENR2 ⁽¹⁾	Used to [enable/disable] the APB1 peripheral clock
	RCC_APB1LPENR	RCC_APB1SMENR1 RCC_APB1SMENR2 ⁽¹⁾	Used to [enable/disable] the APB1 peripheral clock in Sleep mode
	RCC_A	APB2RSTR	Used to [enter/exit] the APB2 peripheral from reset
APB2	RCC_APB2ENR		Used to [enable/disable] the APB2 peripheral clock
	RCC_APB2LPENR	RCC_APB2SMENR	Used to [enable/disable] the APB2 peripheral clock in Sleep mode

Register configuring peripherals not present in STM32F405/415 and STM32F407/417 lines, so it is not needed from a migration-only stand point.

The configuration to access a given peripheral involves:

- Identifying the bus to which the peripheral is connected, refer to *Table 8*.
- Selecting the right register according the needed action, refer to *Table 15*.

For example, the USART1 is connected to the APB2 bus. In order to enable the USART1 clock, the RCC_APB2ENR register needs to be configured as follows with the STM32Cube HAL driver RCC API:

```
__HAL_RCC_USART1_CLK_ENABLE();
```

In order to disable the USART1 clock during Sleep mode (to reduce power consumption) the RCC_APB2SMENR register needs to be configured as follows with the STM32Cube HAL driver RCC API:

```
__HAL_RCC_USART1_CLK_SLEEP_ENABLE();
```

4.5.3 Peripheral clock configuration

Some peripherals have a dedicated clock source independent from the system clock, which is used to generate the clock required for their operation.

USB:

- In the STM32F405/415 line and the STM32F407/417 line, the USB 48 MHz clock is derived from the PLL48CLK main PLL "Q" output.
- In STM32L4 Series and STM32L4+ Series, the USB 48 MHz clock is derived from one of the following sources:

Main PLL VCO (PLLUSB1CLK)

PLLSAI1 VCO (PLLUSB2CLK)

MSI clock (when the MSI clock is auto-trimmed with the LSE, it can be used by the USB OTG FS device)

42/74 AN4821 Rev 5



HSI48 internal oscillator (only on STM32L4+ Series, STM32L49xxx/4Axxx, STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx)

SDIO/SDMMC:

- In STM32F405/415 and STM32F407/417 lines, the SDIO clock (SDIOCLK) is derived from the PLL48CLK main PLL "Q" output and must be less than 48 MHz.
- In STM32L4 Series and STM32L4+ Series, the SDMMC clock is derived from one of the following sources:

Main PLL VCO (PLLUSB1CLK)

PLLSAI1 VCO (PLLUSB2CLK)

MSI clock

HSI48 internal oscillator (only on STM32L4+ Series, STM32L49xxx/4Axxx, STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx).

RTC and LCD:

- In STM32F405/415 and STM32F407/417 lines, the RTC clock is derived from one
 of the three following sources: LSE clock, LSI clock, or HSE clock divided by
 prescaler (1 to 31). The RTC clock must be equal to 1 MHz.
- In STM32L4 Series and STM32L4+ Series, the RTC and the LCD glass clocks are derived from one of the three following sources: LSE clock, LSI clock, or HSE clock divided by 32. The PCLK frequency must always be greater than or equal to the RTC clock frequency.

ADC:

- In STM32F405/415 and STM32F407/417 lines, the ADC clock is the PCLK2 clock divided by a programmable factor (2, 4, 6, 8).
- In STM32L4 Series and STM32L4+ Series, the input clock of the two ADCs (master and slave) can be selected between two different clock sources: Derived (selected by software) from system clock (SYSCLK), PLLSAI1 VCO (PLLADC1CLK)^(a) or PLLSAI2 VCO (PLLADC2CLK)^(b). In this mode, a programmable divider factor can be selected (1, 2, ..., 256 according to bits PREC[3:0]).

Derived from the AHB clock of the ADC bus interface, divided by a programmable factor (1, 2 or 4). In this mode, a programmable divider factor can be selected (1, 2 or 4 according to bits CKMODE[1:0]). Refer to the STM32L4 Series and STM32L4+ Series reference manuals for more details.

DAC:

In STM32L4 Series and STM32L4+ Series, in addition to the PCLK1 clock, the LSI clock is used for the sample and hold operations.

• U(S)ARTs:

- In STM32F405/415 and STM32F407/417 lines, the U(S)ART clock is the APB1 or APB2 clock, depending on which APB bus is mapped to the U(S)ART.
- In STM32L4 Series and STM32L4+ Series, the U(S)ART clock is derived from one
 of the four following sources: system clock (SYSCLK), HSI16, LSE, APB1 or
 APB2 clock (depending on which APB bus is mapped to the U(S)ART).
 Using a source clock independent from the system clock (example: HSI16) allows

b. PLLSAI2VCO (PLLADC2CLK) is a clock source only on STM32L49xxx/4Axxx and STM32L47xxx/48xxx devices.



AN4821 Rev 5 43/74

a. Not available on STM32L41xxx/42xxx. only SYSCLK could be used on those devices.

to change the system clock on the fly without the need to reconfigure U(S)ART peripheral baud rate prescalers.

I2Cs:

- In STM32F405/415 and STM32F407/417 lines, the I2C clock is the APB1 clock (PCLK1).
- In STM32L4 Series and STM32L4+ Series, the I2C clock is derived from one of the three following sources: system clock (SYSCLK), HSI16 or APB1 (PCLK1).
 Using a source clock independent from the system clock (example: HSI16) allows to change the system clock on the fly without the need to reconfigure the I2C peripheral timing register.

I2S/SAI:

- In STM32F405/415 and STM32F407/417 lines, the I2S clocks are derived from one of the two following sources: an external clock I2S CKIN or PLLI2SCLK.
- In STM32L4 Series and STM32L4+ Series, the I2S peripherals are not available and replaced by SAIs.
- For STM32L4+ Series, STM32L49xxx/4Axxx and STM32L47xxx/48xxx, the SAI clocks are derived from one of the four following sources:
 An external clock mapped on SAI1_EXTCLK or SAI2_EXTCLK
 PLLSAI1 VCO (PLLSAI1CLK)
 PLSAI2 VCO (PLLSAI2CLK)
 A main PLL VCO (PLLSAI3CLK).
- For STM32L45xxx/46xxx and STM32L43xxx/44xxx, the SAI clocks are derived from one of the four following sources:
 An external clock mapped on SAI1_EXTCLK for SAI1 PLLSAI1 (P) divider output (PLLSAI1CLK)
 A main PLL (P) divider output (PLLSAI2CLK)
 HSI16 clock.



4.6 Power control (PWR)

In STM32L4 Series and STM32L4+ Series, the PWR controller presents some differences compared to the one on STM32F405/415 and STM32F407/417 lines. These differences are summarized in *Table 16*.

Table 16. PWR differences between STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4+ Series

PWR	STM32F405/415 line STM32F407/417 line	STM32L4 Series / STM32L4+ Series
	 V_{DD} = 1.7 to 3.6 V when internal voltage regulator is disabled V_{DD} = 1.8 to 3.6 V when internal voltage regulator is enabled External power supply for I/Os, Flash memory and internal regulator It is provided externally through VDD pins 	 V_{DD} = 1.71 to 3.6 V: external power supply for I/Os, Flash memory and internal regulator It is provided externally through VDD pins
Power supplies	 V_{CORE} = 1.2 V (scalable) V_{CORE} is the power supply for digital peripherals, SRAM and Flash memory. It is generated by an internal voltage regulator. The voltage regulator requires one or two external capacitors connected to dedicated pins (VCAP_1, VCAP_2). In application Run mode, the voltage regulator output voltage can be scaled by software (lowered) to save power consumption when the device is clocked below the maximum frequency. 	 V_{CORE} = 1.0 to 1.28 V V_{CORE} is the power supply for digital peripherals, SRAM and Flash memory. It is generated by an internal voltage regulator. Two V_{CORE} ranges can be selected by software depending on target frequency
	$V_{\rm BAT}$ = 1.65 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when $V_{\rm DD}$ is not present	$V_{\rm BAT}$ = 1.55 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when $V_{\rm DD}$ is not present
	V_{DD} and V_{DDA} must be at the same voltage value	Independent power supplies (V _{DDA} , V _{DDUSB} , V _{DDIO2}) allow to improve power consumption by running MCU at lower supply voltage than analog and USB



AN4821 Rev 5 45/74

Table 16. PWR differences between STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4+ Series (continued)

PWR	STM32F405/415 line STM32F407/417 line	STM32L4 Series / STM32L4+ Series
	 V_{SSA}, V_{DDA}: 1.8 V to 3.6 V (1.7V with external power-supply supervisor) V_{DDA} is the external analog power supply for A/D and D/A converters V_{DDA} and V_{SSA} must be connected to V_{DD} and V_{SS} respectively 	 V_{SSA}, V_{DDA} = 1.62 V (ADCs/COMPs) to 3.6 V 1.8 V (DAC/OPAMPs) to 3.6 V 2.4 V (VREFBUF) to 3.6 V V_{DDA} is the external analog power supply for A/D and D/A converters, voltage reference buffer, operational amplifiers and comparators The V_{DDA} voltage level is independent from the V_{DD} voltage
	NA	 V_{LCD} = 2.5 to 3.6 V The LCD controller can be powered either externally through the VLCD pin, or internally from an internal voltage generated by the embedded step-up converter
	 N/A USB OTG FS/HS powered by V_{DD}. V_{DD} must be > 3.0 V (or degraded electrical characteristic between 2.7 V to 3V) 	 V_{DDUSB} = 3.0 to 3.6 V V_{DDUSB} is the external independent power supply for USB transceivers The V_{DDUSB} voltage level is independent from the V_{DD} voltage
Power Supplies (cont.)	N/ANo VDDIO2 supply in STM32F405/415 and STM32F407/417 lines	 V_{DDIO2} = 1.08 V to 3.6 V V_{DDIO2} is the external power supply for 14 I/Os (Port G[15:2]) The V_{DDIO2} voltage level is independent from the V_{DD} voltage (not applicable for STM32L45xxx/46xxx, STM32L43xxx/44xxx nor STM32L41xxx/42xxx)
	NA	 Available only on SM32L4R9xx/4S9xx VDDDSI is independent DSI power supply dedicated for the DSI regulator and the MIPI D-PHY This supply must be connected to the global VDD
	NA	 Available only on SM32L4R9xx/4S9xx VCAPDSI is the output of the DSI regulator (1.2V) which must be connected externally to VDD12DSI
	NA	 Available only on SM32L4R9xx/4S9xx. VDD12DSI is used to supply the MIPI D-PHY, and to supply the clock and data lanes pins. An external capacitor of 2.2µF must be connected on the VDD12DSI pin



Table 16. PWR differences between STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4+ Series (continued)

PWR	STM32F405/415 line STM32F407/417 line	STM32L4 Series / STM32L4+ Series
Battery backup domain	RTC with backup registers (80 bytes)LSEPC13 to PC15 I/Os	RTC with backup registers (128 byte)LSEPC13 to PC15 I/Os
	Integrated POR / PDR circuitryProgrammable voltage detector (PVD)	Integrated POR / PDR circuitryProgrammable voltage detector (PVD)
Power supply	Brownout reset (BOR)BOR can be disabled after power-on	Brownout reset (BOR)BOR is always enabled, except in Shutdown mode
supervisor	NA	4 peripheral voltage monitoring (PVM): - PVM1 for VDDUSB - PVM2 for VDDIO2 (for STM32L49xxx/4Axxx and STM32L47xxx/48xxxonly) - PVM3/PVM4 for VDDA (~1.65 V/ ~2.2 V)
	Sleep mode	Sleep mode
Low- power modes	NA	 Low-power run mode System clock is limited to 2 MHz I2C and U(S)ART/LPUART can be clocked with HSI16 at 16 MHz Consumption is reduced at lower frequency thanks to LP regulator usage
		Low-power sleep mode - System clock is limited to 2 MHz - I2C and U(S)ART/LPUART can be clocked with HSI16 at 16 MHz - Consumption is reduced at lower frequency thanks to LP regulator usage
	Stop mode (all clocks are stopped)	Stop 0, Stop1 and Stop2 mode Some additional functional peripherals (cf wakeup source)
	Standby mode (V _{CORE} domain powered off)	Standby mode (V _{CORE} domain powered off) - Optional SRAM2 retention - Optional I/O pull-up or pull-down configuration
	NA	Shutdown mode (V _{CORE} domain powered off and power monitoring off)
External SMPS	NA	 Support for external SMPS for high-power efficiency Refer to AN4978



Table 16. PWR differences between STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4+ Series (continued)

PWR	STM32F405/415 line STM32F407/417 line	STM32L4 Series / STM32L4+ Series
Wake-up sources	Sleep mode Any peripheral interrupt/wakeup event	Sleep mode Any peripheral interrupt/wakeup event
	Stop mode - Any EXTI line event/interrupt - PVD, RTC	Stop 0, Stop 1 and Stop 2 mode - Any EXTI line event/interrupt - BOR, PVD, PVM, COMP, RTC, USB, IWDG, U(S)ART, LPUART, I2C, SWP, LPTIM, LCD
	Standby mode - WKUP pin (PA0) rising edge - RTC event - External reset in NRST pin - IWDG reset	Standby mode - Up to 5 WKUP pins rising or falling edge - RTC event - External reset in NRST pin - IWDG reset
	NA	Shutdown mode - Up to 5 WKUP pins rising or falling edge - RTC event - External reset in NRST pin
Wake-up	Wake-up from Stop HSI 16 MHz	Wake-up from Stop HSI16 16 MHz or MSI (all ranges up to 48 MHz) allowing 5 μs wakeup at high speed without waiting for PLL startup time
clocks	Wake-up from Standby HSI 16 MHz	Wake-up from Standby MSI (ranges from 1 to 8 MHz)
	NA	Wake-up from Shutdown MSI 4 MHz
Config.	-	 In STM32L4 Series / STM32L4+ Series the registers are different From 2 registers in STM32F405/415 and STM32F407/417 lines to 25 registers in STM32L4 Series / STM32L4+ Series: 4 control registers 2 status registers 1 status clear register 2 registers per GPIO port (A,B,I) for controlling pull-up and pull-down Most configuration bits from STM32F405/415 and STM32F407/417 lines can be found in STM32L4 Series / STM32L4+ Series (but sometime may have different programming mode)
Color key: = New feature or architecture = Same feature, but specification change or enhancement = Feature not available (NA) = Differences		



AN4821 Rev 5

48/74

4.7 Real-time clock (RTC)

STM32L4 Series / STM32L4+ Series as well as STM32F405/415 and STM32F407/417 lines implement almost the same features on the RTC. *Table 17* shows the differences.

Table 17. RTC differences between STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4+ Series

RTC	STM32F405/415 line STM32F407/417 line	STM32L4 Series STM32L4+ Series
Features	 Coarse digital calibration Kept for compatibility only, new developments must only use smooth calibration 	Only smooth calibration available
	1 tamper pin (available in VBAT)	3 tamper pins (available in VBAT)
	80 byte backup registers	128 byte backup registers
Configuration	-	Coarse digital calibration not available in STM32L4 Series / STM32L4+ Series: - RTC_CR/DCE not available - RTC_CALIBR register not available - RTC_TAFCR (F4) → RTC_TAMPCR (L4) except a few bits
Color key:		
= Same feature, but specification change or enhancement = Feature not available (NA)		

For more information about the STM32L4 Series / STM32L4+ Series RTC features, refer to the RTC section of the STM32L4 Series and STM32L4+ Series reference manuals.



AN4821 Rev 5 49/74

4.8 System configuration controller (SYSCFG)

The STM32L4 Series and STM32L4+ Series SYSCFG implements additional features compared to STM32F405/415 and STM32F407/417 lines. *Table 18* shows the differences.

Table 18. SYSCFG differences between STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4+ Series

SYSCFG	STM32F405/415 line STM32F407/417 line	STM32L4 Series STM32L4+ Series
Features	 Remapping memory areas Managing the external interrupt line connection to the GPIOs. Select the Ethernet PHY interface 	 Remapping memory areas Managing the external interrupt line connection to the GPIOs Managing robustness features: Setting SRAM2 write protection and software erase Configuring FPU interrupts Enabling the firewall Enabling /disabling I2C Fast-mode Plus driving capability on some I/Os and voltage booster for I/Os analog switches
Configuration	-	 Most registers from STM32F405/415 and STM32F407/417 lines are identical in STM32L4 Series / STM32L4+ Series A few bits are different and EXTI configuration may differ (number of GPIO is different depending on the product)
Color key: = Same feature, but specification change or enhancement		

4.9 General-purpose I/O interface (GPIO)

The STM32L4 Series and STM32L4+ Series GPIO peripheral embeds identical features compared to the one on STM32F405/415 and STM32F407/417 lines.

The GPIO code written for STM32F405/415 and STM32F407/417 lines may require minor adaptations for STM32L4 Series / STM32L4+ Series. This is due to the mapping of particular functions on different GPIOs (refer to the pinout differences in *Section 2*, and to the product datasheet for detailed alternate function mapping differences).

The main GPIO features are:

- GPIO mapped on AHB bus for better performance.
- I/O pin multiplexer and mapping: the pins are connected to on-chip peripherals/modules through a multiplexer that allows only one peripheral alternate function (AF) connected to an I/O pin at a time. In this way, no conflict can occur between peripherals sharing the same I/O pin.
- More possibilities and features for I/O configuration.

50/74 AN4821 Rev 5

At reset, the STM32F405/415 and STM32F407/417 lines GPIOs are configured in the Inputfloating mode while the STM32L4 Series / STM32L4+ Series GPIOs are configured in the analog mode (to avoid consumption through the IO Schmitt trigger).

For more information about the STM32L4 Series and STM32L4+ Series GPIO programming and usage, refer to the "I/O pin multiplexer and mapping" section in the GPIO chapter of the STM32L4 Series reference manuals. For a detailed description of the pinout and alternate function mapping, refer to the product datasheet.

4.10 Extended interrupts and events controller (EXTI) source selection

The external interrupt/event controller (EXTI) is very similar on STM32F405/415 and STM32F407/417 lines compared to STM32L4 Series / STM32L4+ Series. *Table 19* shows the main differences.

Table 19. EXTI differences between STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4+ Series

EXTI	STM32F405/415 line STM32F407/417 line	STM32L4 Series STM32L4+ Series
Number of event / interrupt lines	Up to 23 configurable lines	Up to 41 lines: - 12 direct, 26 configurable on STM32L4+ Series - 15 direct, 26 configurable on STM32L49xxx/4Axxx - 14 direct, 26 configurable on STM32L47xxx/48xxx - 12 direct, 25 configurable on STM32L43xxx/44xxx and STM32L41xxx/42xxx
Configuration	-	Registers are slightly different to cope with different number of interrupts
Color key: = Same feature, but specification change or enhancement		

4.11 Flash memory

Table 20 presents the difference between the Flash interface of STM32F405/415 and STM32F407/417 lines compared to STM32L4 Series and STM32L4+ Series.

The STM32L4 Series and STM32L4+ Series instantiates a different Flash modules both in terms of architecture/technology and interface. Consequently the STM32L4 Series and STM32L4+ Series Flash programming procedures and registers are different from the STM32F405/415 line and the STM32F407/417 line, and any code written for the Flash interface in the STM32F405/415 line and the STM32F407/417 line needs to be rewritten to run in the STM32L4 Series and STM32L4+ Series.



AN4821 Rev 5 51/74

For more information on programming, erasing and protection of the STM32L4 Series and STM32L4+ Series Flash memory, refer to the STM32L4 Series and STM32L4+ Series reference manuals.

Table 20. FLASH differences between STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4+ Series

FLASH	STM32F405/415 line STM32F407/417 line	STM32L4 Series STM32L4+ Series
	0x0800 0000 to up to 0x080F FFFF	0x0800 0000 to up to 0x080F FFFF0x0800 0000 to up to 0x081F FFFF(only for STM32L4+ Series)
Main/ Program memory	 Up to 1 Mbytes 4 sectors of 16 Kbytes 1 sector of 64 Kbytes 7 sectors of 128 Kbytes Programming granularity: 8-, 16-, 32-, 64-bit Read granularity: 128-bit 	 For STM32L4+ Series: Up to 2 Mbytes Split in 2 banks When dual bank is enabled each bank: 256 pages of 4 Kbytes and each page: 8 rows of 512 bytes When dual bank is disabled memory block contains 256 pages of 8 Kbytes and each page: 8 rows of 1024 bytes For STM32L49xxx/4Axxx and STM32L47xxx/48xxx: Up to 1 Mbyte Split in 2 banks Each bank: 256 pages of 2 Kbytes Each page: 8 rows of 256 bytes For STM32L45xxx/46xxx: Up to 512 Kbytes 1 bank 256 pages of 2 Kbytes Each page: 8 rows of 256 bytes For STM32L43xxx/44xxx: Up to 256 Kbytes 1 bank 128 pages of 2 Kbytes Each page: 8 rows of 256 bytes For STM32L41xxx/42xxx: Up to 128 Kbytes 1 bank 64 pages of 2 Kbytes Each page: 8 rows of 256 bytes Programming and read granularity: 72-bit (incl 8 ECC bits)

Table 20. FLASH differences between STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4+ Series (continued)

FLASH	STM32F405/415 line STM32F407/417 line	STM32L4 Series STM32L4+ Series
		 Read while write (RWW) Dual bank boot (only for STM32L4+ Series, STM32L49xxx/4Axxx and STM32L47xxx/48xxx)
Features	NA	 ECC Flash Empty check (only for STM32L49xxx/4Axxx, STM32L4+ Series, STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx)
Wait state	Up to 7 (depending on the supply voltage and frequency)	Up to 5 (depending on the core voltage and frequency)
ART Accelerator™	Allowing 0 wait state when executing from the cache	Allowing 0 wait state when executing from the cache
One time programmable (OTP)	512 bytes	1 Kbyte (bank1)
Flash interface	NA	Different from STM32F405/415 and STM32F407/417 lines
Erase granularity	Sector and mass erase	Page erase (2 Kbytes), bank erase and mass erase (all banks)
Read	Level 0 no protectionRDP = 0xAA	Level 0 no protectionRDP = 0xAA
protection (RDP)	Level 1 memory protectionRDP ≠ {0xAA, 0xCC}	Level 1 memory protectionRDP ≠ {0xAA, 0xCC}
	Level 2 RDP = 0xCC ⁽¹⁾	Level 2 RDP = 0xCC ⁽¹⁾
Proprietary code readout Protection (PCROP)	NA	 1 PCROP area per bank Granularity: 64-bit PCROP_RDP option: PCROP area preserved when RDP level decreased For STM32L4+ Series: Dual bank: 1 PCROP area per bank Single bank: 2 PCROP area
Write protection (WRP)	Granularity: 1 sector	 2 write protection area per bank Granularity: 2 Kbytes For STM32L4+ Series: Dual bank: 2 areas per bank Single bank: 4 areas



Table 20. FLASH differences between STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4+ Series (continued)

FLASH	STM32F405/415 line STM32F407/417 line	STM32L4 Series STM32L4+ Series
	nRST_STOP	nRST_STOP
	nRST_STDBY	nRST_STDBY
	NA	nRST_SHDW
	WDG_SW	IWDG_SW
	NA	IWDG_STOP, IWDG_STDBY
	INA	WWDG_SW
	BOR_LEV[1:0]	BOR_LEV[2:0]
		BFB2 (except for STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx)
		nBOOT1
	NA	SRAM2_RST, SRAM2_PE
User option bytes		DUAL BANK (except for STM32L4+ Series, STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx)
		nBOOT0 (only for STM32L4+ Series, STM32L49xxx/4Axxx, STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx)
		nSWBOOT0 (only for STM32L4+ Series, STM32L49xxx/4Axxx, STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx)
		DBANK (for STM32L4+ Series)
		DB1M (for STM32L4+ Series)
Color key: = New feature or architecture = Same feature, but specification change or enhancement		
= Feature not available (NA)		
= Differences		

^{1.} Memory read protection level 2 is an irreversible operation. When level 2 is activated, the level of protection cannot be decreased to level 0 or level 1.

54/74 AN4821 Rev 5

4.12 Universal synchronous asynchronous receiver transmitter (U(S)ART)

The STM32L4 Series and STM32L4+ Series devices implement several new features on the U(S)ART compared to the STM32F405/415 and STM32F407/417 lines devices. *Table 21* shows the differences.

Table 21. U(S)ART differences between STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4+ Series

U(S)ART	STM32F405/415 line STM32F407/417 line	STM32L4 Series STM32L4+ Series
Instances	– Up to 4 x USART – 2 x UART	 3 x USART 2 x UART for STM32L49xxx/4Axxx and STM32L47xxx/48xxx 1 x UART for STM32L45xxx/46xxx 1 x LPUART
Baud rate	Up to 2 x 10.5 Mbit/s + 4 x 5.25 Mbit/s	Up to 10 Mbit/s when the clock frequency is 80 MHz and oversampling is by 8
Clock	Single clock domain	Dual clock domain allowing: - UART functionality and wakeup from Stop mode - Convenient baud rate programming independent from the PCLK reprogramming
Data	Word length: programmable (8 or 9 bits)	Word length: programmable (7, 8 or 9 bits)Programmable data order with MSB-first or LSB-first shifting
Interrupt	10 interrupt sources with flags	14 interrupt sources with flags23 interrupt sources with flags for STM32L4+ Series
Features	 Hardware flow control (CTS/RTS) Continuous communication using DMA Multiprocessor communication Single-wire half-duplex communication IrDA SIR ENDEC block LIN mode SPI master 	
	 Smartcard mode T = 0 and T = 1 is to be implemented by software Number of stop bits: 0.5, 1, 1.5, 2 	 Smartcard mode T = 0 and T = 1 supported (features are added to support T = 1 such as receiver timeout, block length, end of block detection, binary data inversion, among others) Number of stop bits: 1, 1.5, 2



Table 21. U(S)ART differences between STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4+ Series (continued)

U(S)ART	STM32F405/415 line STM32F407/417 line	STM32L4 Series STM32L4+ Series		
Features (continued)	NA	 Wakeup from Stop mode (Start bit, received byte, address match) Support for ModBus communication Timeout feature CR/LF character recognition Receiver timeout interrupt Auto baud rate detection Driver Enable Swappable Tx/Rx pin configuration Two internal FIFOs for transmit and receive data (for STM32L4+ Series) SPI slave (for STM32L4+ Series) LPUART does not support synchronous mode (SPI Master), Smartcard mode, IrDA, LIN, ModBus, receiver timeout interrupt, auto baud rate detection. STM32F405/415 and STM32F407/417 lines registers and associated bits are not identical in STM32L4 Series / STM32L4+ Series Refer to the STM32L4 Series and STM32L4+ Series reference manuals for details 		
Color key:	Color key:			
= New feat	= New feature or architecture			
= Same fea	= Same feature, but specification change or enhancement			
= Feature n	= Feature not available (NA)			
= Difference	es			

4.13 Inter-integrated circuit (I2C) interface

The STM32L4 Series and STM32L4+ Series implement a different I2C peripheral allowing easy software management. *Table 22* shows the differences.

Table 22. I2C differences between STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4+ Series

I2C	STM32F405/415 line STM32F407/417 line	STM32L4 Series STM32L4+ Series	
Instances	x3	 x3 for STM32L47xxx/48xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx x4 for STM32L4+ Series, STM32L49xxx/4Axxx and STM32L45xxx/46xxx 	
Features	 7-bit and 10-bit Addressing mode SMBus Standard mode (Sm, up to 100 kHz) Fast mode (Fm, up to 400 kHz) 		
	NA	Fast mode Plus (Fm+, up to 1 MHz)Independent clockWakeup from STOP on address match	
Configuration	-	 Register configuration is very different in STM32F405/415 and STM32F407/417 lines compared to STM32L4 Series / STM32L4+ Series Refer to the STM32L4 Series and STM32L4+ Series reference manuals for details 	
Color key:			
= New feature or architecture			
= Feature not available (NA)			
= Differences			



AN4821 Rev 5 57/74

4.14 Serial peripheral interface (SPI) / IC to IC sound (I2S) /serial audio interface (SAI)

STM32L4 Series / STM32L4+ Series, STM32F405/415 and STM32F407/417 lines implement almost the same features on the SPI (apart from I2S). *Table 23* shows the differences.

Table 23. SPI differences between STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4+ Series

SPI	STM32F405/415 line STM32F407/417 line	STM32L4 Series STM32L4+ Series
Instances	x3 (including 2x I2S)	x3
Features	SPI + I2S	 I2S feature is not supported by SPI in STM32L4 Series / STM32L4+ Series SAI interfaces are available instead: x2 (SAI1, SAI2) for STM32L4+ Series, STM32L49xxx/4Axxx and STM32L47xxx/48xxx x1 (SAI1) for STM32L45xxx/46xxx and STM32L43xxx/44xxx
Data size	Fixed, configurable to 8 or 16 bits	Programmable from 4 to 16 bit
Data buffer	Tx & Rx 16-bit buffers (single data frame)	32-bit Tx & Rx FIFOs (up to 4 data frames)
Data packing	No (16-bit access only)	Yes (8-, 16- or 32-bit data access, programmable FIFOs data thresholds)
Mode	SPI TI modeSPI Motorola mode	SPI TI modeSPI Motorola modeNSSP mode
Speed	-	Up to 40 Mbit/s (APB at 80 MHz)
Configuration	-	The data size and Tx/Rx flow handling are different in STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4+ Series hence requiring different software sequence
Color key:		
= New feature or architecture		
= Same feature, but specification change or enhancement = Differences		

Migrating from I2S to SAI:

The STM32L4 Series and STM32L4+ Series devices does not include the I2S interface part of the SPI peripheral but they include a serial audio interface (SAI) instead.

Table 24 shows the main differences between I2S and SAI. This comparison considers only the full duplex I2S instances.

58/74 AN4821 Rev 5

Table 24. I2S/SAI differences between STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4+ Series

I2S/SAI	STM32F405/415 line STM32F407/417 line (I2S)	STM32L4 Series STM32L4+ Series (SAI)
Instances Full duplex I2S	x2	 x2 (SAI1, SAI2) for STM32L4+ Series, STM32L49xxx/4Axxx and STM32L47xxx/48xxx x1 (SAI1) for STM32L45xxx/46xxx and STM32L43xxx/44xxx
	Full-duplex communication	Two independent audio sub-blocks (per SAI) which can be transmitters or receivers with their respective FIFO
	Master or slave operations	 Synchronous or asynchronous mode between the audio sub-blocks Possible synchronization between multiple SAIs Master or slave configuration independent for both audio sub-blocks
	8-bit programmable linear prescaler to reach accurate audio sample frequencies (from 8 kHz to 192 kHz)	Clock generator for each audio block to target independent audio frequency sampling when both audio sub-blocks are configured in Master mode
	Data format may be 16, 24 or 32 bits Data direction is always MSB first	 Data size configurable: 8-, 10-, 16-, 20-, 24-, 32-bit. First active bit position in the slot is configurable LSB first or MSB first for data transfer
Features	Channel length is fixed to 16 bits (16-bit data size) or 32 bits (16-, 24- or 32-bit data size) by audio channel	 Up to 16 slots available with configurable size Number of bits by frame can be configurable Frame synchronization active level configurable (offset, bit length, level) Stereo/Mono audio frame capability
	Programmable clock polarity (steady state).	Communication clock strobing edge configurable (SCK).
	16-bit register for transmission and reception with one data register for both channel sides	8-word integrated FIFOs for each audio sub-block (facilitating Interrupt mode)
	Supported I2S protocols: - I2S Philips standard - MSB-justified standard (left-justified) - LSB-justified standard (right-justified) - PCM standard (with short and long frame synchronization on 16-bit channel frame or 16-bit data frame extended to 32-bit channel frame)	 Audio protocols: I2S, LSB or MSB-justified, PCM/DSP, TDM (up to 16 channels), AC'97 SPDIF output Mute mode PDM interface (for STM32L4Rxxx/L4Sxxx)



AN4821 Rev 5 59/74

Table 24. I2S/SAI differences between STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4+ Series (continued)

STM32F407/417 line (I2S)	STM32L4 Series STM32L4+ Series (SAI)		
DMA capability for transmission and reception (16-bit wide)	2-channel DMA per SAI		
Master clock may be output to drive an external audio component. Ratio is fixed at 256 \times F _S (where F _S is the audio sampling frequency)			
Interruption sources when enabled: – Errors, – Tx Buffer Empty, Rx Buffer not Empty	Interruption sources when enabled: - Errors - FIFO requests		
 Error flags with associated interrupts if enabled respectively Overrun and underrun detection Anticipated frame synchronization signal detection in Slave mode Late frame synchronization signal detection in Slave mode 	Same features than STM32F405/415 and STM32F407/417 lines + protection against misalignment in case of underrun and overrun		
-	 There is no compatibility between STM32F405/415 and STM32F407/417 lines I2S and STM32L4 Series / STM32L4+ Series SAI The user has to configure the SAI interface for the target protocol Refer to the STM32L4 Series and STM32L4+ Series reference manuals for details 		
Color key:			
= New feature or architecture			
= Same feature, but specification change or enhancement = Differences			
	DMA capability for transmission and reception (16-bit wide) Master clock may be output to drive an exize 56 × F _S (where F _S is the audio sampling interruption sources when enabled: - Errors, - Tx Buffer Empty, Rx Buffer not Empty - Error flags with associated interrupts if enabled respectively - Overrun and underrun detection - Anticipated frame synchronization signal detection in Slave mode - Late frame synchronization signal detection in Slave mode - Late frame mode		

The SAI peripheral improves the robustness of the communication in Slave mode compared to the I2S peripheral (in case of data clock glitch for example).

In Master mode, while migrating an application from STM32F405/415 and STM32F407/417 lines to STM32L4 Series / STM32L4+ Series, the user must review the possible master clock (MCLK), data bit clock (SCK) and frame synchronization (FS) frequency reachable using the STM32L4 Series / STM32L4+ Series PLL multiplication factors.

The SAI internal clock divider for a given external oscillator can be different from the STM32F405/415 and STM32F407/417 lines I2S.

60/74 AN4821 Rev 5

In STM32L4 Series and STM32L4+ Series, the SAI1 and SAI2 input clocks are derived (selected by software) from one of the following sources:

- For STM32L4+ Series, STM32L49xxx/4Axxx and STM32L47xxx/48xxx:
 - An external clock mapped on SAI1 EXTCLK for SAI1 and SAI2 EXTCLK for SAI2
 - PLLSAI1 (P) divider output (PLLSAI1CLK)
 - PLLSAI2 (P) divider output (PLLSAI2CLK)
 - Main PLL (P) divider output (PLLSAI3CLK)
- For STM32L45xxx/46xxx and STM32L43xxx/44xxx:
 - An external clock mapped on SAI1 EXTCLK for SAI1
 - PLLSAI1 (P) divider output (PLLSAI1CLK)
 - Main PLL (P) divider output (PLLSAI2CLK)
 - HSI16 clock

When the clock is derived from one of the internal PLLs, the three PLL inputs are either HSI16, HSE or MSI (between 4 and 48 MHz) divided by a programmable factor PLLM (from 1 to 8 (or from1 to 16 for STM32L4+ Series)).

For STM32L4+ Series, when the clock is derived from one of the internal PLLs, the three PLL inputs are either HSI16, HSE or MSI divided by its own programmable factor (PLLM, PLLSAI1M and PLLSAI2M) (from 1 to 16).

This input is then multiplied by PLLN (from 8 to 86 (or from 8 to 127 for STM32L4+ Series)) to reach PLL VCO frequency (must be between 64 and 344 MHz).

It is finally divided by PLLP to provide the input clock of the SAI (max 80 MHz (or 120 MHz for STM32L4+ Series)):

- 7 or 17 on STM32L47xxx/48xxx
- [2...31] on STM32L4+ Series, STM32L49xxx/4Axxx, STM32L45xxx/46xxx and STM32L43xxx/44xxx

When the master clock MCLK is used by the external slave audio peripheral, the PLL output is divided by the SAI internal master clock divider factor (1, 2, 4, 6, 8, ..., 30) to provide the master clock (MCLK). The data bit clock is then derived from MCLK with the following formula:

$$SCK = MCLK \times (FRL + 1) / 256 = (MCLK) / (256 / (FRL + 1))$$

Where:

- FRL is the number of bit clock cycles 1 in the audio frame (0 to 255)
- (FRL+ 1) must be a power of 2 higher or equal to 8
- (FRL + 1) = 8, 16, 32, 64, 128, 256

The SCK can also be directly connected to the input clock of the SAI when MCLK output is not needed.

The frame synchronization (FS) frequency is always MCLK / 256.



AN4821 Rev 5 61/74

Figure 4 shows the clock generation scheme in STM32L4 Series / STM32L4+ Series. Refer to the STM32L4 Series and STM32L4+ Series reference manuals for more details.

SAI audio sub-block B (only on STM32L47xxx/48xxx and STM32L49/4Axxx devices) FS B 256 1,2,4,6,8, ► MCLK B From external clock source 10,..,30 256/ From 3 possible similar PLLs [8,16,32,64, SCK B 128,256] PLL (M) (P) (N) HSI SAI audio sub-block A x [8:86] **HSE** [1:8] 7.17 or MSI FS_A [2..31] 256 1,2,4,6,8, ➤ MCLK_A 10,..,30 256/ 4 - 4864 - 34480 [8,16,32,64, ► SCK_A 128,256] MHz MHz MHz max MS39860V6

Figure 4. STM32L4 Series / STM32L4+ Series clock generation for SAI Master mode (when MCLK is required)

4.15 Cyclic redundancy check calculation unit (CRC)

The CRC calculation unit is very similar in STM32F405/415 and STM32F407/417 lines and in STM32L4 Series / STM32L4+ Series.

Table 25 shows the differences.

Table 25. CRC differences between STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4+ Series

CRC	STM32F405/415 line STM32F407/417 line	STM32L4 Series STM32L4+ Series
	 Single input/output 32-bit data register CRC computation done in 4 AHB clock cycles (HCLK) for the 32-bit data size General-purpose 8-bit register (can be used for temporary storage) 	
Features	Use CRC-32 (Ethernet) polynomial: 0x4C11DB7Handles 32-bit data size	 Fully programmable polynomial with programmable size (7-, 8-, 16-, 32-bit) Handles 8-,16-, 32-bit data size Programmable CRC initial value Input buffer to avoid bus stall during calculation Reversibility option on input and output



Table 25. CRC differences between STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4+ Series (continued)

CRC	STM32F405/415 line STM32F407/417 line	STM32L4 Series STM32L4+ Series
Configuration	-	 Configuration registers in STM32F405/415 and STM32F407/417 lines are identical in STM32L4 Series / STM32L4+ Series The STM32L4 Series and STM32L4+ Series devices include additional registers for new features Refer to the STM32L4 Series and STM32L4+ Series reference manuals for details
Color key:		
= New feature or architecture		

4.16 Controller area network (bxCAN)

The STM32L4 Series and STM32L4+ Series devices implement the same bxCAN as the STM32F405/415 and STM32F407/417 lines.

Table 26. bxCAN differences between STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4+ Series

bxCAN	STM32F405/415 line STM32F407/417 line	STM32L4 Series STM32L4+ Series	
Instances	x2 (up to)	 x1 for STM32L4+ Series, STM32L47xxx/48xxx, STM32L45xxx/46xxx and STM32L43xxx/44xxx x2 for STM32L49xxx/4Axxx 	
Features	 x2 for STM32L49xxx/4Axxx Supports CAN protocol version 2.0 A, B Active Bit rates up to 1 Mbit/s Supports the time triggered communication option Tx: 3 transmit mailboxes, configurable priority, time stamp on SOF transmission Rx: 2 receive FIFOs with 3 stages, scalable filter banks, identifier list, configurable FIFO overrun, time stamp on SOF reception Time-triggered communication option: Disable Automatic-retransmission mode 16-bit free running timer Time Stamp sent in last two data bytes Management Maskable interrupts Software-efficient mailbox mapping at a unique address space 		
	Dual CAN (connectivity line only) Dual CAN (STM32L49xxx/4Ax		



Table 26. bxCAN differences between STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4+ Series (continued)

bxCAN	STM32F405/415 line STM32F407/417 line	STM32L4 Series STM32L4+ Series
Configuration	-	 Configuration registers are identical Refer to the STM32L4 reference manuals for details
Color key:		
= Same feature, but specification change or enhancement		

4.17 Cryptographic processor (CRYP) - advanced encryption hardware accelerator (AES)

While the STM32F415xx and STM32F417xx devices implement a cryptographic processor (CRYP), the STM32L4Sxxx, STM32L4A6xx/486xx/443xx/442xx devices implement only an AES hardware accelerator.

Table 27 shows the differences.

Table 27. CRYP/AES differences between STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4+ Series

CRYP/AES		STM32F405/415 line STM32F407/417 line	STM32L4 Series STM32L4+ Series
Main features		 Advanced encryption standard (AES) Data encryption standard (DES) TCRYP Triple-DES (TDES) 	Advanced encryption standard (AES)
		256-bit register for storing the encryption or derivation key (4x 32-bit registers)	256-bit register for storing the encryption, decryption or derivation key (8x 32-bit registers)
	Features	8 x 32-bit FIFO IN8 x 32-bit FIFO OUT	One 32-bit input data registerOne 32-bit output data register
AES		Electronic codebook (ECB)Cipher block chaining (CBC)Counter mode (CTR)	
	Mode	NA	 Galois counter mode (GCM) Galois message authentication code mode (GMAC) Cipher message authentication code mode (CMAC)
Key length		128-, 192- and 256-bit keys	128-bit, 256-bit

Table 27. CRYP/AES differences between STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4+ Series (continued)

CRYP/AES	STM32F405/415 line STM32F407/417 line	STM32L4 Series STM32L4+ Series	
Configuration	-	 In STM32L4 Series / STM32L4+ Series the registers are different Refer to the STM32L4 Series and STM32L4+ Series reference manuals for details 	
Color key:			
= New feature or new a	= New feature or new architecture		
= Same feature, but specification change or enhancement			
= Feature not available (NA)			
= Differences			

4.18 USB on-the-go full speed (USB OTG FS)

Very similar USB OTG FS peripherals are implemented on STM32L4+ Series, STM32L49xxx/4Axxx, STM32L47xxx/48xxx devices and in the STM32F405/415,STM32F407/417 lines.

The key differences are listed in Table 28.

Table 28. USB OTG FS differences between STM32F405/415 and STM32F407/417 lines and STM32L49xxx/4Axxx and STM32L47xxx/48xxx devices

USB	STM32F405/415 line STM32F407/417 line	STM32L4+ Series, STM32L49xxx/4Axxx and STM32L47xxx/48xxx	
	Universal Serial Bus (USB) revision 2.0Full support for the USB on-the-go (USB OTG)		
Features	FS mode: - 1 bidirectional control endpoint - 3 IN endpoints (bulk, interrupt, isochronous) - 3 OUT endpoints (bulk, interrupt, isochronous)	FS mode: - 1 bidirectional control endpoint - 5 IN endpoints (bulk, interrupt, isochronous) - 5 OUT endpoints (bulk, interrupt, isochronous)	
	USB internal connect/disconnect feature with an internal pull-up resistor on the USB D + (USB_DP) line.		
	NA	Attach detection protocol (ADP)Battery charging detection (BCD)	
	· · ·	Independent V_{DDUSB} power supply allowing lower V_{DDCORE} while using USB	
Mapping	AHB2		



AN4821 Rev 5 65/74

Table 28. USB OTG FS differences between STM32F405/415 and STM32F407/417 lines and STM32L49xxx/4Axxx and STM32L47xxx/48xxx devices

USB	STM32F405/415 line STM32F407/417 line	STM32L4+ Series, STM32L49xxx/4Axxx and STM32L47xxx/48xxx		
Buffer memory	1.25 Kbyte data FIFOsManagement of up to 4 Tx FIFOs (1 for each IN end point) + 1 Rx FIFO	1.25 Kbyte data FIFOsManagement of up to 6 Tx FIFOs(1 for each IN end point) + 1 Rx FIFO		
Low-power modes	USB suspend and resume	 USB suspend and resume Link power management (LPM) support 		
Configuration	-	 In STM32L4 Series / STM32L4+ Series the registers are different Refer to the STM32L4 Series and STM32L4+ Series reference manuals for details 		
Color key:	Color key:			
= New feat	= New feature or architecture			
= Same feature, but specification change or enhancement				
= Feature not available (NA)				
= Differences				

On the STM32L45xxx/46xxx and STM32L43xxx/44xxx devices, the USB is full speed (FS) device only. The main features are listed in *Table 29*.

On the STM32L4+ Series, STM32L49xxx/4Axxx, STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx devices, a clock recovery system (CRS) block is included. It can provide a precise clock to the USB peripheral.



Table 29. USB FS characteristics on STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx devices

USB	STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx devices	
	Universal Serial Bus (USB) revision 2.0, including link power management (LPM) support	
	- Configurable number of endpoints from 1 to 8	
	 Cyclic redundancy check (CRC) generation/checking, Non-return-to-zero Inverted 	
	(NRZI) encoding/decoding and bit-stuffing	
	Isochronous transfers support	
Features	Double-buffered bulk/isochronous endpoint support	
	 USB Suspend/Resume operations 	
	Frame locked clock pulse generation	
	Attach detection protocol (ADP)	
	Battery charging detection (BCD)	
	 USB connect / disconnect capability (controllable embedded pull-up resistor on USB_DP line) 	
	Independent V _{DDUSB} power supply allowing lower V _{DDCORE} while using USB	
Mapping	APB1	
Buffer memory	1024 bytes of dedicated packet buffer memory SRAM	
Low-power modes	- USB suspend and resume	
	Link power management (LPM) support	

4.19 Flexible static memory controller (FMC/FSMC)

The STM32L4 Series and STM32L4+ Series devices implements a flexible static memory controller (FSMC, also named FMC) which is very similar to the STM32F405/415 and STM32F407/417 lines.

Table 30 shows the differences.

Table 30. FMC/FSMC differences between STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4+ Series

FMC/FSMC	STM32F405/415 line STM32F407/417 line	STM32L4 Series STM32L4+ Series
Features	Interfaces with static memory-mapped devices including: - Static random access memory (SRAM) - NOR Flash memory - PSRAM (4 memory sub-banks in bank1) - OneNAND Flash memory	
NOR-Flash	8-, 16-, 32-bit SRAM and ROM 8-, 16-bit SRAM and ROM	
NAND-Flash	2 banks of NAND Flash (bank2, bank3)	1 bank of NAND Flash (bank3)
	With ECC hardware checking up to 8 Kbytes of data	



Table 30. FMC/FSMC differences between STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4+ Series (continued)

FMC/FSMC STM32F405/415 line STM32F407/417 line			STM32L4 Series STM32L4+ Series
PC card		16-bit PC Card compatible devices	NA
FIFO Write Data FIFO, 2-word long - Write FIFO 16x32-bit length (Data + Address) - Write FIFO can be disabled (STM32L4+ Series and STM32L49xxx/4Axxx)		(Data + Address) – Write FIFO can be disabled	
		NA	 Programmable continuous clock (FMC_CLK) output for asynchronous and synchronous accesses Programmable data hold timing (for STM32L4+ Series)
Various	 Programmable timings (wait states, bus turnaround cycles, output enal and write enable delays, independent read and write timings) Burst mode access to synchronous devices (NOR Flash/PSRAM) 8- or 16-bit wide databus Translation of 32-bit AHB transaction into 16- or 8-bit accesses to extendevices Independent Chip Select control for each memory bank Independent configuration for each memory bank Write enable and byte lane select outputs for use with PSRAM and SR 		nt read and write timings) devices (NOR Flash/PSRAM) n into 16- or 8-bit accesses to external each memory bank memory bank
	BANK1 4x64 Mbytes	NOR/PSRAM/SRAM 1 NOR/PSRAM/SRAM 2 NOR/PSRAM/SRAM 3 NOR/PSRAM/SRAM 4	
FMC Bank memory mapping BANK2 4x64 Mbytes BANK3 4x64 Mbytes		NAND Flash memory	Reserved
		NAND Flash memory	NAND Flash memory
	BANK4 4x64 Mbytes	PC Card	Reserved

Table 30. FMC/FSMC differences between STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4+ Series (continued)

FMC/FSMC	STM32F405/415 line STM32F407/417 line	STM32L4 Series STM32L4+ Series
Configuration	-	- Configuration registers on STM32L4 Series / STM32L4+ Series are identical to the STM32F405/415 and STM32F407/417 lines with the exception of the following additional bits in FMC_BCRx registers on STM32L4 Series / STM32L4+ Series to support new features.: WFDIS: write FIFO disable CCLKEN: continuous clock enable - Refer to the reference manual RM0351 for details
Color key:		
= New feature or architecture		
= Same feature, but specification change or enhancement		
= Feature not available (NA)		
= Differences		

4.20 Analog-to-digital converters (ADC)

Table 31 presents the differences between the STM32F405/415 and STM32F407/417 lines ADC peripherals compared to the STM32L4 Series / STM32L4+ Series ones. The main differences are a new digital interface and new architecture/features.

Table 31. ADC differences between STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4+ Series

ADC	STM32F405/415 line STM32F407/417 line	STM32L4 Series STM32L4+ Series ⁽¹⁾
ADC type	SAR structure	SAR structure
Instances	x3	 x3 for STM32L49xxx/4Axxx and STM32L47xxx/48xxx x2 for STM32L41xxx/42xxx x1 for STM32L4+ Series, STM32L45xxx/46xxx and STM32L43xxx/44xxx
Max sampling frequency	2.4 Msps	5.1 Msps (Fast channels)4.8 Msps (Slow channels)
Number of channels	Up to 19 channels	Up to 19 channels per ADC
Resolution	12-bit	12-bit + digital oversampling up to 16 bits



AN4821 Rev 5 69/74

Table 31. ADC differences between STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4+ Series (continued)

ADC	STM32F405/415 line STM32F407/417 line		STM32L4 Series STM32L4+ Series ⁽¹⁾	
Conversion modes	Single / continuous / scan / discontinuous		Single / Continuous / Scan /DiscontinuousDual mode	
DMA	Yes		Yes	
	Yes		Yes	
External trigger	External event for regular group: TIM1 CC1 TIM1 CC2 TIM1 CC3 TIM2 CH2 TIM2 CC3 TIM2 CC4 TIM2_TRGO TIM3_CH1 TIM3 TRGO TIM4 CC4 TIM5_CC1 TIM5_CC1 TIM5_CC3 TIM8_CH1 TIM8_TRGO EXTI line 11	External event for injected group: TIM1_CH4 TIM1_TRGO TIM2_CH1 TIM2_TRGO TIM3_CH2 TIM3_CH4 TIM4_CH1 TIM4_CH2 TIM4_CH3 TIM4_CH3 TIM4_TRGO TIM5_CH4 TIM5_TRGO TIM5_CH4 TIM5_TRGO TIM8_CH2 TIM8_CH2 TIM8_CH3 TIM8_CH4 EXTI line 15	External event for regular group: TIM1 CC1 TIM1 CC2 TIM1 CC3 TIM2 CC2 TIM3 TRGO TIM4 CC4 EXTI line 11 TIM8_TRGO TIM8_TRGO2 TIM1_TRGO2 TIM1_TRGO2 TIM1_TRGO TIM4_TRGO TIM4_TRGO TIM4_TRGO TIM6_TRGO TIM15_TRGO TIM15_TRGO	External event for injected group: TIM1 TRGO TIM1 CC4 TIM2 TRGO TIM2 CC1 TIM3 CC4 TIM4 TRGO EXTI line15 TIM8_CC4 TIM1_TRGO2 TIM8_TRGO TIM8_TRGO TIM8_TRGO2 TIM3_CC3 TIM3_CC3 TIM3_TRGO TIM3_CC1 TIM6_TRGO TIM6_TRGO TIM15_TRGO
Supply requirement	1.8 V to 3.6 V (1.7 V with external power-supply supervisor)		1.62 V to 3.6 V Independent power	er supply (V _{DDA})
Reference voltage	External V _{DDA} - V _{REF+} < 1.2 V		Reference voltage for STM32L4 Series / STM32L4+ Series external (1.8 V to V _{DDA}) or internal (2.048 V or 2.5 V)	
Electrical parameters	300 μA (Typ.) on V _{REF} DC current 1.8 mA (Typ.) on V _{DDA} DC current		Consumption proportional to conversion speed: 200 µA/Msps	
Input range	VREF- ≤ VIN ≤ VREF+		VREF- ≤ VIN ≤ VRE	F+
Color key:				
= New feature or architecture = Same feature, but specification change or enhancement				

= Same feature, but specification change or enhancement

70/74 AN4821 Rev 5

On STM32L4 Series / STM32L4+ Series devices on which the peripheral is not implemented, the external event is not applicable.

4.21 Digital-to-analog converter (DAC)

The STM32L4 Series and STM32L4+ Series implements an enhanced DAC compared to the STM32F4 Series. *Table 32* shows the differences.

Table 32. DAC differences between STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4+ Series

DAC	STM32F405/415 line STM32F407/417 line	STM32L4 Series STM32L4+ Series ⁽¹⁾	
Number of channels	x2	x2 for STM32L4+ Series, STM32L49xxx/4Axxx, STM32L47xxx/48xxx and STM32L43xxx/44xxxx1 for STM32L45xxx/46xxx	
Resolution		12-bit	
	 Left or right data alignment in 12-bit mode Noise-wave and triangular-wave generation DAC with 2 channels f for independent or simultaneous conversions 		
Features	NA	 Buffer offset calibration DAC1_OUTx can be disconnected from output pin Sample and Hold mode for low-power operation in Stop mode 	
DMA	Yes		
External trigger	- TIM2 TRGO - TIM4 TRGO - TIM5 TRGO - TIM6 TRGO - TIM7 TRGO - TIM8 TRGO - EXTI line9 - SW TRIG	Yes - TIM6 TRGO - TIM8 TRGO - TIM7 TRGO - TIM5 TRGO - TIM2 TRGO - TIM4 TRGO - EXTI line9 - SW TRIG Additional trigger for STM32L4+ Series: - TIM1_TRGO - TIM1_TRGO - LPTIM1_OUT - LPTMI2 OUT	
Supply requirement Reference voltage	2.4 V to 3.6 V External 2.4 V ≤ V _{REF+} ≤ V _{DDA}	 1.8 V to 3.6 V Independent power supply (V_{DDA}) External (1.8 V to V_{DDA}) or internal (2.048 V or 2.5 V) 	



AN4821 Rev 5 71/74

Table 32. DAC differences between STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4+ Series (continued)

DAC	STM32F405/415 line STM32F407/417 line	STM32L4 Series STM32L4+ Series ⁽¹⁾	
Configuration	-	SW compatible except for output buffer management	
Color key:	Color key:		
= New feat	= New feature or architecture		
= Same fea	= Same feature, but specification change or enhancement		
= Feature not available (NA)			
= Difference	= Differences		

On STM32L4 Series / STM32L4+ Series devices on which the peripheral is not implemented, the external trigger is not applicable



AN4821 Revision history

5 Revision history

Table 33. Document revision history

Date	Revision	Changes
08-Jul-2016	1	Initial release.
20-Feb-2017	2	Updated: - Introduction: reference manuals. - Section 1: STM32L4 Series and STM32L4+ Series overview. - Figure 1, Figure 2, Figure 3, Figure 4. - Table 1, Table 2, Table 5, Table 6, Table 7, Table 9, Table 10, Table 11, Table 18, Table 20, Table 21, Table 25, Table 31. - Cat. 2 devices replaced by STM32L49xxx/4Axxx and STM32L47xxx/48xxx devices. - Cat. 4 devices replaced by STM32L45xxx/46xxx and STM32L43xxx/44xxx devices. Added Section 4.19: Flexible static memory controller (FMC/FSMC). Removed Table Product category overview.
01-Sep-2017	3	Updated the whole document to add STM32L4+ Series devices information



AN4821 Rev 5 73/74

Revision history AN4821

Table 33. Document revision history (continued)

Date	Revision	Changes
11-Apr-2018	4	Updated: - Table 6: Bootloader interfaces on STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4+ Series - DAC naming: 1 DAC with 2 channels instead of 2 DACs
18-Sep-2018	5	Added: Information related to STM32L41xxx/42xxx to the whole document Table 1: STM43L4 Series and STM32L4+ Series memory availability Updated: Cover page Section 1: STM32L4 Series and STM32L4+ Series overview Section 3: Boot mode selection Section 4.2: Memory mapping Section 4.5.3: Peripheral clock configuration Recommendations to migrate from STM32F405/415 and STM32F407/417 lines board to STM32L4 Series and STM32L4+ Series boards on page 14 Table 2: Packages available on STM32L4 Series and STM32L4+ Series Table 3: Pinout differences between STM32F405/415 and STM32F407/417 lines and STM32L4 Series, STM32L4+ Series Table 5: Boot modes for STM32L4+ Series, STM32L4+ Series Table 6: Bootloader interfaces on STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4+ Series Table 6: Bootloader interfaces on STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4+ Series Table 7: Peripheral compatibility analysis between STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4+ Series Table 8: Peripheral address mapping differences between STM32F405/415 and STM32F407/417 lines and STM32F407/417 lines and STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4+ Series Table 19: EXTI differences between STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4+ Series Table 19: EXTI differences between STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4 Series Table 20: FLASH differences between STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4 Series Table 20: FLASH differences between STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4 Series Table 20: FLASH differences between STM32F405/415 and STM32F407/417 lines and STM32L4 Series / STM32L4 Series Table 20: FLASH differences between STM3



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics - All rights reserved

74/74 AN4821 Rev 5