

### Migrating between STM32L476/486 and STM32L4+ MCUs

#### Introduction

For designers of STM32 microcontroller applications, the ability to easily replace one microcontroller type with another from the same product family is an important asset. Migrating an application to a different microcontroller is often needed when product requirements grow, putting extra demands on memory size or increasing the number of I/Os. Cost reduction objectives may also be a reason to switch to smaller components and shrink the PCB area.

This application note analyzes the steps required to migrate a design based on STM32L476xx/486xx to STM32L4+ Series microcontrollers. Three aspects need to be considered for the migration: the hardware, peripheral(s) and firmware.

This document lists the full set of features available for STM32L476xx/486xx and STM32L4+ Series devices.

To fully benefit from this application note, the user can refer to the STM32 microcontroller documentation available on [www.st.com](http://www.st.com) with particular focus on:

- STM32L4+ Series advanced Arm<sup>®</sup>-based 32-bit MCUs (RM0432)
- STM32L4+ Series datasheets

**Table 1. Applicable products**

Type	Part number	
Microcontrollers	STM32L486xx	STM32L486JG, STM32L486QG, STM32L486RG, STM32L486VG, STM32L486ZG
	STM32L476xx	STM32L476JE, STM32L476JG, STM32L476ME, STM32L476MG, STM32L476QE, STM32L476QG, STM32L476RC, STM32L476RE, STM32L476RG, STM32L476VC, STM32L476VE, STM32L476VG, STM32L476ZE, STM32L476ZG
	STM32L4+ Series	STM32L4R5AG, STM32L4R5AI, STM32L4R5QG, STM32L4R5QI, STM32L4R5VG, STM32L4R5VI, STM32L4R5ZG, STM32L4R5GY, STM32L4R5ZI STM32L4R7AI, STM32L4R7VI, STM32L4R7ZI, STM32L4R7AI STM32L4R9AG, STM32L4R9AI, STM32L4R9VG, STM32L4R9VI, STM32L4R9ZG, STM32L4R9ZI STM32L4S5AI, STM32L4S5QI, STM32L4S5VI, STM32L4S5ZI STM32L4S7AI, STM32L4S7VI, STM32L4S7ZI STM32L4S9AI, STM32L4S9VI, STM32L4S9ZI STM32L4P5CG, STM32L4P5RG, STM32L4P5VG, STM32L4P5QG, STM32L4P5ZG, STM32L4P5AG, STM32L4P5CE, STM32L4P5RE, STM32L4P5VE, STM32L4P5QE, STM32L4P5ZE, STM32L4P5AE STM32L4Q5CG, STM32L4Q5RG, STM32L4Q5VG, STM32L4Q5QG, STM32L4Q5ZG, STM32L4Q5AG

# Contents

- 1      General information ..... 7**
  
- 2      Hardware migration guide ..... 8**
  - 2.1    PCB design compatibility ..... 8
    - 2.1.1    LQFP144 package ..... 9
    - 2.1.2    LQFP100 package ..... 13
    - 2.1.3    LQFP64 package ..... 17
    - 2.1.4    UFBGA132 package ..... 18
    - 2.1.5    UFBGA169 package ..... 19
    - 2.1.6    SMPS packages ..... 20
  
- 3      Peripheral migration guide ..... 21**
  - 3.1    STM32 product cross-compatibility ..... 21
  - 3.2    Boot modes ..... 29
  - 3.3    Memory mapping ..... 30
  - 3.4    Flash memory ..... 32
  - 3.5    SRAM2 ..... 34
  - 3.6    Flexible static memory controller (FSMC) ..... 34
  - 3.7    OctoSPI interface (OCTOSPI) ..... 35
  - 3.8    Nested vectored interrupt controller (NVIC) ..... 35
  - 3.9    Extended interrupt and event controller (EXTI) ..... 37
  - 3.10    Reset and clock control (RCC) ..... 37
  - 3.11    Power control (PWR) ..... 40
  - 3.12    System configuration controller (SYSCFG) ..... 42
  - 3.13    Interconnect matrix ..... 43
  - 3.14    Direct memory access controller (DMA) ..... 43
  - 3.15    Universal synchronous asynchronous receiver  
transmitter (USART) ..... 44
  - 3.16    Secure digital input/output MultiMediaCard interface (SDMMC) ..... 46
  - 3.17    Digital filter for sigma delta modulators (DFSDM) ..... 47
  - 3.18    USB on-the-go full-speed (OTG\_FS) ..... 47
  - 3.19    Debug support (DBG) ..... 48

**Revision history** ..... **49**

## List of tables

Table 1.	Applicable products	1
Table 2.	Package availability and PCB design compatibility	8
Table 3.	STM32L476/486 and STM32L4P5xx/4Q5xx and STM32L4R9xx/4S9xx pinout differences (LQFP144).	11
Table 4.	STM32L476/486 and STM32L4P5xx/4Q5xx and STM32L4R9xx/4S9xx pinout differences (LQFP100).	15
Table 5.	UFBGA169 pinout differences between STM32L4P5xx/4Q5xx and STM32L4R9xx/4S9xx.	19
Table 6.	Peripheral compatibility analysis between STM32L4Rxxx/4Sxxx and STM32L4P5xx/Q5xx and STM32L476xx/486xx microcontrollers.	22
Table 7.	Boot modes for STM32L4+ Series	29
Table 8.	Boot modes for STM32L476xx/486xx.	29
Table 9.	Peripherals register boundary addresses comparison	30
Table 10.	Flash memory differences between STM32L4Rxxx/4Sxxx and STM32L4P5xx/4Q5xx and STM32L476xx/486xx	32
Table 11.	SRAM2 differences between STM32L4+ Series and STM32L476xx/486xx microcontrollers.	34
Table 12.	FSMC differences between STM32L4+ Series and STM32L476xx/486xx microcontrollers.	34
Table 13.	Main feature differences between STM32L4Rxxx/4Sxxx and STM32L4P5xx/4Q5xx	35
Table 14.	Interrupt vector differences between STM32L476xx/486xx and STM32L4Rxxx/4Sxxx and STM32L4P5xx/4Q5xx microcontrollers.	35
Table 15.	EXTI lines connections differences between STM32L4Rxxx/4Sxxx and STM32L4P5xx/4Q5xx and STM32L476xx/486xx microcontrollers	37
Table 16.	RCC differences between STM32L4Rxxx/4Sxxx and STM32L4P5xx/4Q5xx and STM32L476xx/486xx microcontrollers.	37
Table 17.	Low-power mode differences between STM32L4Rxxx/4Sxxx and STM32L4P5xx/4Q5xx and STM32L476xx/486xx microcontrollers.	40
Table 18.	PWR differences between STM32L4Rxxx/4Sxxx and STM32L4P5xx/4Q5xx and STM32L476xx/486xx microcontrollers.	41
Table 19.	Main regulator configuration differences between STM32L4+ Series and STM32L476xx/486xx microcontrollers.	41
Table 20.	SYSCFG differences between STM32L4+ Series and STM32L476xx/486xx microcontrollers.	42
Table 21.	BOOSTEN and ANASWVDD set/reset.	43
Table 22.	Memory mapping differences between STM32L4+ Series and STM32L476xx/486xx microcontrollers.	43
Table 23.	U(S)ART differences between STM32L4+ Series and STM32L476xx/486xx microcontrollers.	45
Table 24.	SDMMC differences between STM32L4+ Series and STM32L476xx/486xx microcontrollers.	46
Table 25.	DFSDM differences between STM32L4Rxxx/4Sxxx and STM32L4P5xx/4Q5xx and STM32L476xx/486xx microcontrollers.	47
Table 26.	USB_OTG implementation for STM32L476xx/486xx and STM32L4+ Series microcontrollers	47
Table 27.	DBG differences between STM32L4+ Series and STM32L476xx/486xx microcontrollers.	48

Table 28. Document revision history ..... 49

## List of figures

Figure 1.	LQFP144 pinout differences . . . . .	9
Figure 2.	LQFP144 pinout differences between STM32L4R9xx/4S9xx vs. STM32L476xx/486xx and STM32L4P5xx/4Q5xx . . . . .	10
Figure 3.	LQFP100 pinout differences . . . . .	13
Figure 4.	LQFP100 pinout differences between STM32L4R9xx/4S9xx and both STM32L476xx/486xx and STM32L4P5xx/4Q5xx . . . . .	14
Figure 5.	LQFP64 pinout differences . . . . .	17
Figure 6.	UFPGA132 pinout differences . . . . .	18
Figure 7.	UFPGA169 pinout differences between STM32L4P5xx/4Q5xx and STM32L4R9xx/4S9xx Series . . . . .	19
Figure 8.	External memory mapping differences between STM32L4Rxxx/4Sxxx and STM32L476xx/486xx microcontrollers . . . . .	31
Figure 9.	External memory mapping differences between STM32L4P5xx/4Q5xx and STM32L4Rxxx/4Sxxx microcontrollers . . . . .	31

# 1 General information

Microcontrollers of the STM32L4 Series are based on Arm<sup>®</sup> cores<sup>(a)</sup>.

**arm**

---

a. Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

## 2 Hardware migration guide

### 2.1 PCB design compatibility

STM32L476xx/486xx devices do not share all the packages with STM32L4+ Series microcontrollers. [Table 2](#) illustrates the pinout/ballout compatibility for each common package.

**Table 2. Package availability and PCB design compatibility**


Package	Package availability			Pinout/ballout differences			PCB design modifications		
	STM32L476xx/486xx	STM32L4Rxxx/4Sxxx	STM32L4P5xx/Q5xx	STM32L4Rxxx/4Sxxx vs. STM32L4P5xx/4Q5xx	STM32L476xx/L486xx vs. STM32L4Rxxx/4Sxxx	STM32L476xx/486xx vs. STM32L4P5xx/4Q5xx	STM32L4Rxxx/4Sxxx vs. STM32L4P5xx/Q5xx	STM32L476xx/486xx vs. STM32L4Rxxx/4Sxxx	STM32L476xx/486xx vs. STM32L4P5xx/4Q5xx
LQFP144 (20x20)	x	x	x	Compatible <sup>(1)</sup>	Compatible <sup>(1)(2)</sup>	Compatible <sup>(2)</sup>	Not mandatory <sup>(3)</sup>	Not mandatory <sup>(3)</sup>	Not mandatory
LQFP100 (14x14)	x	x	x	Compatible <sup>(1)</sup>	Compatible <sup>(1)(2)</sup>	Compatible <sup>(2)</sup>	Not mandatory <sup>(3)</sup>	Not mandatory <sup>(3)</sup>	Not mandatory
LQFP64 (10x10)	x <sup>(4)</sup>	-	x	-	-	Compatible <sup>(2)</sup>	-	-	Not mandatory
LQFP48	-	-	x	-	-	-	-	-	-
UFQFPN48	-	-	x	-	-	-	-	-	-
UFBGA169 (7x7)	-	x	x	Compatible <sup>(1)</sup>	-	-	Not mandatory <sup>(3)</sup>	-	-
UFBGA144	-	x	-	-	-	-	-	-	-
UFBGA132 (7x7)	x	x	x	Compatible	Compatible <sup>(2)</sup>	Compatible <sup>(2)</sup>	Not mandatory	Not mandatory <sup>(2)</sup>	Not mandatory <sup>(2)</sup>
WLCSP144	-	x	-	-	-	-	-	-	-
WLCSP100	-	-	x	-	-	-	-	-	-
WLCSP72	x <sup>(4)</sup>	-	-	-	-	-	-	-	-

1. Incompatible only for STM32L4R9xx/4S9xx
2. There is no change required on applications moving from STM32L476xx/486xx to STM32L4+ Series devices. For a migration from STM32L4+ Series to STM32L476xx/486xx devices, the PH3 GPIO is lost. Note that there is no alternate function attached to this IO for STM32L4+ Series devices.
3. Mandatory only for STM32L4R9xx/4S9xx
4. Only for STM32L476xx microcontrollers.

### 2.1.1 LQFP144 package

*Figure 1* illustrates the LQFP144 pinout differences between STM32L476xx/486xx and STM32L4R5xx/4R7xx/4S5xx/4S7xx/4P5xx/4Q5xx microcontrollers.

**Figure 1. LQFP144 pinout differences**



1. For the highlighted (blue) terminals, the BOOT0 pin for STM32L476xx/486xx devices is replaced by a BOOT0 pin shared with a GPIO for STM32L4R5xx/4R7xx/4S5xx/4S7xx/4P5xx/4Q5xx microcontrollers.

On the terminal 138 of the LQFP144 package the STM32L476xx/486xx have a BOOT0 pin while the STM32L4+ Series have a BOOT0 pin shared with a GPIO. This update is done to offer higher flexibility when managing the BOOT0 function by option bytes for STM32L4+ Series devices.

By default, STM32L4+ Series devices are configured to use this pin as BOOT0 pin (the same configuration of STM32L476xx/486xx microcontrollers), to keep direct compatibility with the STM32L476xx/486xx PCBs.

Figure 2 illustrates the LQFP144 pinout differences between STM32L4R9xx/4S9xx and both STM32L476xx/486xx and STM32L4P5xx/4Q5xx microcontrollers.

**Figure 2. LQFP144 pinout differences between STM32L4R9xx/4S9xx vs. STM32L476xx/486xx and STM32L4P5xx/4Q5xx**




Table 3 details the LQFP144 pinout differences between STM32L476/486 and STM32L4R9xx/4S9xx and STM32L4P5xx/4Q5xx microcontrollers.

**Table 3. STM32L476/486 and STM32L4P5xx/4Q5xx and STM32L4R9xx/4S9xx pinout differences (LQFP144)**

LQFP144	STM32L476/486 and STM32L4Q5/4P5	STM32 L4R9xx/4S9xx	LQFP144	STM32L476/486 and STM32L4Q5/4P5	STM32 L4R9xx/4S9xx
20	PF8	PF10	65	PE12	PB10
21	PF9	PH0-OSC-IN	66	PE13	PB11
22	PF10	PH0-OSC-OUT	67	PE14	VSS
23	PH0-OSC-IN	NRST	68	PE15	VDD
24	PH0	PC0	69	PB10	PB12
25	NRST	PC1	70	PB11	PB13
26	PC0	PC2	71	VSS	PB14
27	PC1	PC3	72	VDD	PB15
28	PC2	VSSA/VREF-	73	PB12	VDDDSI
29	PC3	VREF+	74	PB13	VCAPDSI
30	VSSA	VDDA	75	PB14	DSI_D0P
31	VREF-	PA0	76	PB15	DSI_D0N
32	VREF+	PA1	77	PD8	VSSDSI
33	VDDA	PA2	78	PD9	DSI_CKP
34	PA0	PA3	79	PD10	DSI_CKN
35	PA1	VSS	80	PD11	VDD12DSI
36	PA2	VDD	81	PD12	PD8
37	PA3	PA4	82	PD13	PD9
38	VSS	PA5	83	VSS	PD10
39	VDD	PA6	84	VDD	PD11
40	PA4	PA7	85	PD14	PD12
41	PA5	PC4	86	PD15	PD13
42	PA6	PB0	87	PG2	VSS
43	PA7	PB1	88	PG3	VDD
44	PC4	PB2	89	PG4	PD14
45	PC5	PF11	90	PG5	PD15
46	PB0	PF12	91	PG6	PG2
47	PB1	VSS	92	PG7	PG3
48	PB2	VDD	93	PG8	PG4
49	PF11	PF13	94	VSS	PG5
50	PF12	PF14	95	VDDIO2	PG6


**Table 3. STM32L476/486 and STM32L4P5xx/4Q5xx and STM32L4R9xx/4S9xx pinout differences (LQFP144) (continued)**

LQFP144	STM32L476/486 and STM32L4Q5/4P5	STM32 L4R9xx/4S9xx	LQFP144	STM32L476/486 and STM32L4Q5/4P5	STM32 L4R9xx/4S9xx
51	VSS	PF15	96	PC6	PG7
52	VDD	PG0	97	PC7	PG8
53	PF13	PG1	98	PC8	PC6
54	PF14	PE7	99	PC9	PC7
55	PF15	PE8	100	PA8	PC8
56	PG0	PE9	101	PA9	PC9
57	PG1	VSS	102	PA10	PA8
58	PE7	VDD	103	PA11	PA9
59	PE8	PE10	104	PA12	PA10
60	PE9	PE11	105	PA13	PA11
61	VSS	PE12	106	VDDUSB	PA12
62	VDD	PE13	107	VSS	PA13
63	PE10	PE14	108	VDD	VDDUSB
64	PE11	PE15	109	PA14	VSS
110	PA15	VDD	121	VDD	PD5
111	PC10	PA14	122	PD6	VSS
112	PC11	PA15	123	PD7	VDD
113	PC12	PC10	124	PG9	PD6
114	PD0	PC11	125	PG10	PD7
115	PD1	PC12	126	PG11	PG9
116	PD2	PD0	127	PG12	PG10
117	PD3	PD1	128	PG13	PG11
118	PD4	PD2	129	PG14	PG12
119	PD5	PD3	138 <sup>(1)</sup>	BOOT0	PH3-BOOT0
120	VSS	PD4	-	-	-

1. The PH3-BOOT0 pin of the STM32L4P5xx/4Q5xx devices is the same of STM32L4R9xx/4S9xx, changes impact only the STM32L476xx/STM32L486xx.

## 2.1.2 LQFP100 package

Figure 3. LQFP100 pinout differences



1. For the highlighted (blue) terminals, the BOOT0 pin for STM32L476xx/486xx devices is replaced by a BOOT0 pin shared with a GPIO for STM32L4R5xx/4R7xx/4S5xx/4S7xx/4P5xx/4Q5xx microcontrollers.

On terminal 94 of the LQFP100 package STM32L476xx/486xx have a BOOT0 pin while STM32L4+ Series have a BOOT0 pin shared with a GPIO. This offers higher flexibility in managing the BOOT0 function by option bytes for STM32L4+ Series devices.

By default, STM32L4+ Series microcontrollers are configured to use this pin as BOOT0 (the same configuration of STM32L476xx/486xx microcontrollers), to keep direct compatibility with STM32L476xx/486xx PCBs.

Figure 4 illustrates the LQFP100 pinout differences between STM32L4R9xx/4S9xx and both STM32L476xx/486xx and STM32L4P5xx/4Q5xx microcontrollers.

**Figure 4. LQFP100 pinout differences between STM32L4R9xx/4S9xx and both STM32L476xx/486xx and STM32L4P5xx/4Q5xx**




Table 4 details the LQFP100 pinout differences between STM32L476/486 and both STM32L4R9xx/4S9xx and STM32L4P5xx/4Q5xx microcontrollers.

**Table 4. STM32L476/486 and STM32L4P5xx/4Q5xx and STM32L4R9xx/4S9xx pinout differences (LQFP100)**

LQFP100	STM32L476/486 and STM32L4Q5/4P5	STM32 L4R9xx/S9xx	LQFP100	STM32L476/486 and STM32L4Q5/4P5	STM32 L4R9xx/S9xx
19	VSSA	VSSA/VREF-	59	PD12	VDD12DSI
20	VREF-	VDDA/VREF+	60	PD13	PD8
21	VREF+	PA0	61	PD14	PD9
22	VDDA	PA1	62	PD15	PD10
23	PA0	PA2	63	PC6	PD14
24	PA1	PA3	64	PC7	PD15
25	PA2	VSS	65	PC8	PC6
26	PA3	VDD	66	PC9	PC7
27	VSS	PA4	67	PA8	PC8
28	VDD	PA5	68	PA9	PC9
29	PA4	PA6	69	PA10	PA8
30	PA5	PA7	70	PA11	PA9
31	PA6	PC4	71	PA12	PA10
32	PA7	PB0	72	PA13	PA11
33	PC4	PB1	73	VDDUSB	PA12
34	PC5	PB2	74	VSS	PA13
35	PB0	PE7	75	VDD	VDDUSB
36	PB1	PE8	76	PA14	VSS
37	PB2	PE9	77	PA15	VDD
38	PE7	PE10	78	PC10	PA14
39	PE8	PE11	79	PC11	PA15
40	PE9	PE12	80	PC12	PC10
41	PE10	PE13	81	PD0	PC11
42	PE11	PE14	82	PD1	PC12
43	PE12	PE15	83	PD2	PD0
44	PE13	PB10	84	PD3	PD1
45	PE14	PB11	85	PD4	PD2
46	PE15	VSS	86	PD5	PD3
47	PB10	VDD	87	PD6	PD4
48	PB11	PB12	88	PD7	PD5
49	VSS	PB13	89	PB3	PD6


**Table 4. STM32L476/486 and STM32L4P5xx/4Q5xx and STM32L4R9xx/4S9xx pinout differences (LQFP100) (continued)**

LQFP100	STM32L476/486 and STM32L4Q5/4P5	STM32 L4R9xx/S9xx	LQFP100	STM32L476/486 and STM32L4Q5/4P5	STM32 L4R9xx/S9xx
50	VDD	PB14	90	PB4	PD7
51	PB12	PB15	91	PB5	PB3
52	PB13	VDDDSI	92	PB6	PB4
53	PB14	VCAPDSI	93	PB7	PB5
54	PB15	DSIHOST_D0P	94	BOOT0	PB6
55	PD8	DSIHOST_D0N	95	PB8	PB7
56	PD9	VSSDSI	96	PB9	PH3-BOOT0
57	PD10	DSIHOST_CKP	97	PE0	PB8
58	PD11	DSIHOST_CKN	98	PE1	PB9

### 2.1.3 LQFP64 package

*Figure 5* illustrates the LQFP64 pinout differences between STM32L476xx/486xx and STM32L4P5xx/4Q5xx microcontrollers.

**Figure 5. LQFP64 pinout differences**



1. For the highlighted (blue) terminals, the BOOT0 pin for the STM32L476xx/486xx microcontrollers is replaced by a BOOT0 pin shared with a GPIO for the STM32L4P5xx/4Q5xx microcontrollers.

On the LQFP64 package the terminal 60 (BOOT0 pin for the STM32L476xx/486xx) is replaced by a BOOT0 pin shared with a GPIO for the STM32L4P5xx/4Q5xx. This offers higher flexibility in managing the BOOT0 function by option bytes for these last products.

By default, the STM32L4P5xx/4Q5xx microcontrollers are configured to use this pin as BOOT0 pin, the same configuration of STM32L476xx/486xx microcontrollers, to keep direct compatibility with the STM32L476xx/486xx PCBs.

### 2.1.4 UFBGA132 package

Figure 6 illustrates the UFBGA132 pinout differences between STM32L476xx/486xx and STM32L4+ Series microcontrollers.

**Figure 6. UFBGA132 pinout differences**

	1	2	3	4	5	6		1	2	3	4	5	6
A	PE3	PE1	PB8	BOOT0	PD7	PD5	A	PE3	PE1	PB8	PH3/ BOOT0	PD7	PD5
B	PE4	PE2	PB9	PB7	PB6	PD6	B	PE4	PE2	PB9	PB7	PB6	PD6
STM32L476xx/486xx							STM32L4P5xx/4Q5xx/4R5xx/4R7xx/ 4Sxxx						

MSv46302V2

- For the highlighted (blue) terminals, the BOOT0 pin for STM32L476xx/486xx microcontrollers is replaced by a BOOT0 pin shared with a GPIO for STM32L4+ Series microcontrollers.

On the terminal 132 of the UFBGA132 package STM32L476xx/486xx have a BOOT0 pin while STM32L4+ Series have a BOOT0 pin shared with a GPIO. This update is done in order to offer a maximum of flexibility if managing the BOOT0 function by option bytes for STM32L4+ Series devices.

By default, STM32L4+ Series microcontrollers are configured to use this pin as BOOT0 pin (the same configuration of STM32L476xx/486xx microcontrollers), to keep direct compatibility with the STM32L476xx/486xx PCBs.

### 2.1.5 UFBGA169 package

Figure 7 shows the UFBGA169 pinout differences between STM32L4P5xx/4Q5xx and STM32L4R9xx/4S9xx Series microcontrollers

**Figure 7. UFBGA169 pinout differences between STM32L4P5xx/4Q5xx and STM32L4R9xx/4S9xx Series**

	1	2	3	4	5	6	7	8	9	10	11	12	13
A	PI10	PH2	VDD	PE0	PB4	PB3	VSS	VDD	PA15	PA14	PA13	PI0	PH14
B	PI9	PI7	VSS	PE1	PB5	VDDIO2	PG9	PD0	PI6	PI2	PH1	PH15	PH12
C	VDD	VSS	PH11	PB8	PB6	PG15	PD4	PD1	PH13	PI3	PH9	VSS	VDD
D	PE4	PE3	PE2	PB9	PB7	PG10	PD5	PD2	PC10	PI4	PA10	VDDUSB	PA12
E	PC13	VBAT	PE6	PE5	PH3-BOOT0	PG11	PD6	PD3	PC11	PI5	PA8	PA9	PA11
F	PC14-OSC32_IN	VSS	PF2	PF1	PF0	PG12	PD7	PC12	PC8	PG8	PC6	VDDIO2	VSS
G	PC15-OSC32_OUT	VDD	PF3	PF4	PF5	PG13	PG4	PG3	PG5	PG7	PC7	PG6	PC9
H	PH0-OSC_IN	VSS	NRST	PF10	PG1	PE10	PB11	PD13	PG2	PD15	PD14	VSS	VDD
J	PH1-OSC_OUT	PC0	PC1	PC2	PG0	PE9	PE15	PD12	PD11	PD10	DSI_D1P	DSI_D1N	VSSDSI
K	PC3	VSSA/VREF-	PA0	PC4	PF15	PE8	PE14	PH4	PD9	PD8	DSI_CK_P	DSI_CK_N	VSSDSI
L	VREF+	VDDA	PA5	PA6	PB1	PF14	PE7	PE13	PH5	PB15	DSI_D0P	DSI_D0N	VCAPDSI
M	PA1	PA3	VSS	PA7	PF11	PF13	VSS	PE12	PH10	PH11	VSS	PB14	VDDDSI
N	PA2	PA4	VDD	PB0	PB2	PF12	VDD	PE11	PB10	PH8	VDD	PB12	PB13

X Not compatible pins

MS53620V1

The Table below details the UFBGA169 pinout differences between STM32L4P5xx/4Q5xx and STM32L4R9xx/4S9xx microcontrollers.

**Table 5. UFBGA169 pinout differences between STM32L4P5xx/4Q5xx and STM32L4R9xx/4S9xx**

UFBGA169	STM32L4P5/ STM32L4Q5	STM32L4R9/ STM32L4S9	UFBGA169	STM32L4P5/ STM32L4Q5	STM32L4R9/ STM32L4S9
C11	PI8	PH9	J9	PG5	PD11
D11	PH9	PA10	J10	PG4	PD10
D12	PH7	VDDUSB	J11	PG3	DSI_D1P
E11	PH6	PA8	J12	PG2	DSI_D1N
E12	VDDUSB	PA9	J13	PD10	VSSDSI
F9	PA10	PC8	K4	PA5	PC4
F10	PA9	PG8	K5	PB0	PF15
G6	PG14	PG13	K6	PF15	PE8
G7	PG13	PG4	K7	PE8	PE14

**Table 5. UFBGA169 pinout differences between STM32L4P5xx/4Q5xx and STM32L4R9xx/4S9xx (continued)**

UFBGA169	STM32L4P5/ STM32L4Q5	STM32L4R9/ STM32L4S9	UFBGA169	STM32L4P5/ STM32L4Q5	STM32L4R9/ STM32L4S9
G8	PA8	PG3	K8	PE14	PH4
G9	PC9	PG5	K9	PH4	PD9
G10	PC8	PG7	K10	PD14	PD8
G11	PG6	PC7	K11	PD12	DSI_CKP
G12	PC7	PG6	K12	PD11	DSI_CKN
G13	VDD	PC9	K13	PD13	VSSDSI
H5	PC4	PG1	L3	PA4	PA5
H6	PG1	PE10	L4	PA7	PA6
H7	PE10	PB11	L10	PD9	PB15
H8	PB11	PD13	L11	PD8	DSI_D0P
H9	PG8	PG2	L12	VDD	DSI_D0N
H10	PG7	PD15	L13	VSS	VCAPDSI
H11	PD15	PD14	M1	OPAMP1_VINM	PA1
J5	PC5	PG0	M4	PA6	PA7
J6	PG0	PE9	M12	PB15	PB14
J7	PE9	PE15	M13	PA14	VDDDSI
J8	PE15	PD12	N2	PA1	PA4
-	-	-	N4	OPAMP2_VINM	PB0

### 2.1.6 SMPS packages

Some devices of the STM32L4 Series offer a package option allowing the connection of an external SMPS. This is done through two  $V_{DD12}$  pins that are replacing two existing pins in the baseline package.

The compatibility of the two  $V_{DD12}$  pins is kept between derivatives of the STM32L4 Series. The replaced pins are different across package types but are the same for all derivatives on similar packages. Refer to the product datasheets for more details.

## 3 Peripheral migration guide

### 3.1 STM32 product cross-compatibility

STM32 microcontrollers embed a set of peripherals that can be classified in three groups:

- Peripherals common to all products. Those peripherals are identical, so they have the same structure, registers and control bits. There is no need to perform any firmware change to keep the same functionality at the application level after migration. All the features and behavior remain the same.
- Peripherals shared by all products but have only minor differences (in general to support new features), so migration from one product to another is very easy and does not need any significant new development effort.
- Peripherals with considerable changes from one product to another (new architecture or new features, for example). For this group of peripherals, the migration requires a new development at application level.

[Table 6](#) summarizes the available peripherals in STM32L476xx/486xx and STM32L4+ Series microcontrollers as well as their compatibility.



**Table 6. Peripheral compatibility analysis between STM32L4Rxxx/4Sxxx and STM32L4P5xx/Q5xx and STM32L476xx/486xx microcontrollers<sup>(1)</sup>**

Peripheral		STM32 L476xx/486xx	STM32 L4Rxxx/4Sxxx	STM32 L4P5xx/4Q5xx	Software compatibility			Comments
					STM32 L476xx/486xx vs. STM32 L4Rxxx/4Sxxx	STM32 L476xx/486xx vs. STM32 L4P5xx/4Q5xx	STM32 L4P5xx/4Q5xx vs. STM32 L4Rxxx/4Sxxx	
Flash memory ( <sup>2</sup> )	Size (byte)	1 M	2 M	1 M	-	-	-	-
	Bank	Dual	Dual	Dual	-	-	-	-
SRAM (Kbytes)	SRAM1	96	192	128	-	-	-	SRAM2 contiguous to SRAM1 (physical address is still in 0x1000 0000) in STM32L4+ Series
	SRAM2 <sup>(3)</sup>	32	64	64	-	-	-	
	SRAM3	-	384	-	-	-	-	New on STM32L4+ Series
DMA		DMA request line connected directly to peripherals	DMA request line connected to peripherals through DMAMUX		-	Yes	Yes	-
FSMC <sup>(4)</sup> (external memory controller for static memory)		Yes	Yes	Yes <sup>(5)</sup>	Yes	Yes	Yes	FMC and OCTOSPI are instantiated in two different AHB slave ports in STM32L4+ Series microcontrollers
OCTOSPI		No	2	2 <sup>(6)</sup>	-	-	Yes	- New peripheral on STM32L4Rxxx/4Sxxx - New feature on the STM32L4P5xx/4Q5xx
OCTOSPIIOM		No	Yes	Yes	-	-	-	New peripheral on STM32L4R7xx/R9xx/ S7xx/S9xx

**Table 6. Peripheral compatibility analysis between STM32L4Rxxx/4Sxxx and STM32L4P5xx/Q5xx and STM32L476xx/486xx microcontrollers<sup>(1)</sup> (continued)**

Peripheral		STM32 L476xx/486xx	STM32 L4Rxxx/4Sxxx	STM32 L4P5xx/4Q5xx	Software compatibility			Comments
					STM32 L476xx/486xx vs. STM32 L4Rxxx/4Sxxx	STM32 L476xx/486xx vs. STM32 L4P5xx/4Q5xx	STM32 L4P5xx/4Q5xx vs. STM32 L4Rxxx/4Sxxx	
Timers	Advanced control	2 (16-bit)	2 (16-bit)	2 (16-bit)	Yes	Yes	Yes	-
	General purpose	5 (16-bit) 2 (32-bit)	5 (16-bit) 2 (32-bit)	5 (16-bit) 2 (32-bit)	Yes	Yes	Yes	-
	Basic	2 (16-bit)	2 (16-bit)	2 (16-bit)	Yes	Yes	Yes	-
	Low power	2 (16-bit)	2 (16-bit)	2 (16-bit)	Yes	Yes	Yes	-
	Systick timer	1	1	1	Yes	Yes	Yes	-
	Independent watchdog timer	1	1	1	Yes	Yes	Yes	-
	Window watchdog timer	1	1	1	Yes	Yes	Yes	-



**Table 6. Peripheral compatibility analysis between STM32L4Rxxx/4Sxxx and STM32L4P5xx/Q5xx and STM32L476xx/486xx microcontrollers<sup>(1)</sup> (continued)**

Peripheral	STM32 L476xx/486xx	STM32 L4Rxxx/4Sxxx	STM32 L4P5xx/4Q5xx	Software compatibility				
				STM32 L476xx/486xx vs. STM32 L4Rxxx/4Sxxx	STM32 L476xx/486xx vs. STM32 L4P5xx/4Q5xx	STM32 L4P5xx/4Q5xx vs. STM32 L4Rxxx/4Sxxx	Comments	
Communication interfaces	SPI	3	3	3	Yes	Yes	Yes	-
	I2C	3	4	4	Yes	Yes	Yes	-
	USART	3	3	3	Yes	Yes	Yes	Additional features in STM32L4+ Series <sup>(8)</sup>
	UART	2	2	2 <sup>(7)</sup>				
	LPUART	1	1	1				
	SAI	2	2	2	Yes	Yes	Yes	New feature, PDM interface on STM32L4+ Series
	CAN	1	1	1	Yes	Yes	Yes	-
USB	OTG FS without clock recovery	OTG FS with clock recovery	2	Yes	Yes	Yes	Additional clock source (HIS48) in STM32L4+ Series	
SDMMC <sup>(9)</sup>	Yes	Yes	2 <sup>(10)</sup>	-	-	Yes	- Additional feature in STM32L4Rxxx/4Sxxx - New instance in STM32L4P5xx/4Q5xx	
RTC	Yes	Yes	Yes	Yes	-	-	- APB clock control added (see RCC) in STM32L4Rxxx/4Sxxx - New RTC version for STM32L4P5xx/ 4Q5xx	
Tamper pins	Yes, up to 3	Yes, up to 3	Yes, up to 3	Yes	Yes	Yes	-	

**Table 6. Peripheral compatibility analysis between STM32L4Rxxx/4Sxxx and STM32L4P5xx/Q5xx and STM32L476xx/486xx microcontrollers<sup>(1)</sup> (continued)**

Peripheral	STM32 L476xx/486xx	STM32 L4Rxxx/4Sxxx	STM32 L4P5xx/4Q5xx	Software compatibility			Comments	
				STM32 L476xx/486xx vs. STM32 L4Rxxx/4Sxxx	STM32 L476xx/486xx vs. STM32 L4P5xx/4Q5xx	STM32 L4P5xx/4Q5xx vs. STM32 L4Rxxx/4Sxxx		
Random generator	Yes	Yes	Yes	Yes	Yes	Yes	<ul style="list-style-type: none"> <li>– Additional clock source (HSI48) in STM32L4Rxxx/ 4Sxxx</li> <li>– New version for the STM32L4Q5xx/P5xx</li> </ul>	
GPIOs Wake up pins I/Os down to 1.08 V	Yes, up to 114 Yes, up to 5 Yes, up to 14	Yes, up to 140 Yes, up to 5 Yes, up to 14	Yes, up to 138 Yes, up to 5 Yes, up to 14	Yes	-	-	Additional I/O PH3 multiplexed with BOOT0 in STM32L4+ Series	
Capacitive sensing	Yes, up to 24	Yes, up to 24	Yes, up to 24	Yes	Yes	Yes	-	
DFSDM <sup>(11)</sup>	Yes	Yes	-	Yes	-	-	Additional features in STM32L4+ Series	
12-bit ADC	Instances	3	1	2	-	-	-	New additional instance for the STM32L4P5xx/ 4Q5xx
	Number of channels	24	24	24	Mostly	-	-	-
12-bit DAC	2	2	2	Yes	Yes	Yes	-	
Internal voltage reference buffer	1	1	Yes	Yes	Yes	Yes	VREFBUF is disabled on packages with less than 100 pins	
Analog comparator	2	2	2	Yes	Yes	Yes	-	
Operational amplifiers	2	2	2	Yes	Yes	Yes	-	
EXTI	Yes	Yes	Yes	Yes	Yes	Yes	-	



**Table 6. Peripheral compatibility analysis between STM32L4Rxxx/4Sxxx and STM32L4P5xx/Q5xx and STM32L476xx/486xx microcontrollers<sup>(1)</sup> (continued)**

Peripheral	STM32 L476xx/486xx	STM32 L4Rxxx/4Sxxx	STM32 L4P5xx/4Q5xx	Software compatibility			Comments
				STM32 L476xx/486xx vs. STM32 L4Rxxx/4Sxxx	STM32 L476xx/486xx vs. STM32 L4P5xx/4Q5xx	STM32 L4P5xx/4Q5xx vs. STM32 L4Rxxx/4Sxxx	
RCC	Yes	Yes	Yes	Yes	Yes	Yes	<ul style="list-style-type: none"> <li>– New bits in STM32L4Rxxx/4Sxxx: To stop the APB clock of the RTC keeping ON the RTC kernel clock in sleep or run modes. New HSI48 to manage the clock recovery for USB. It can be the clock source for the RNG and SDMMC HSI16 can be connected to SAI when there is no PLL ON (audio flow detection) MCO can be also output HSI48 PLL P dividers increased. More bits to calibrate HSITRIM</li> <li>– New features added for STM32L4P5xx/ 4Q5xx</li> </ul>
PWR <sup>(12)</sup>	Yes	Yes	Yes	Yes	Yes	Yes	Pull-up/pull-down control bit for stand-by mode for PH3 and additional IOs in STM32L4+ Series
SYSCFG <sup>(13)</sup>	Yes	Yes	Yes	Yes	Yes	Yes	SRAM2 write protection area increased in STM32L4+ Series
DSI	NA	Yes	NA	-	-	-	New peripheral on STM32L4R9xxx/S9xxx

**Table 6. Peripheral compatibility analysis between STM32L4Rxxx/4Sxxx and STM32L4P5xx/Q5xx and STM32L476xx/486xx microcontrollers<sup>(1)</sup> (continued)**

Peripheral	STM32 L476xx/486xx	STM32 L4Rxxx/4Sxxx	STM32 L4P5xx/4Q5xx	Software compatibility			Comments
				STM32 L476xx/486xx vs. STM32 L4Rxxx/4Sxxx	STM32 L476xx/486xx vs. STM32 L4P5xx/4Q5xx	STM32 L4P5xx/4Q5xx vs. STM32 L4Rxxx/4Sxxx	
HASH	NA	Yes	Yes	-	Yes	Yes	-
AES	NA	Yes	Yes	-	Yes	Yes	New features added for the STM32L4P5xx/4Q5xx
Public key accelerator (PKA)	NA	NA	Yes	-	-	-	New peripheral in STM32L4P5xx/4Q5xx
QUADSPI	Yes	NA	NA	-	-	-	QUADSPI is not available in STM32L4+ Series
LCD	Yes	NA	NA	-	-	-	LCD is not available in STM32L4+ Series
SWPMI	Yes	NA	NA	-	-	-	SWPMI is not available in STM32L4+ Series
LTDC	NA	Yes	Yes	-	-	Yes	New peripheral on STM32L4R7xx/R9xx/S7xx/S9xx
DCMI	NA	Yes	Yes	-	-	Yes	New peripheral on STM32L4+ Series
DMA2D	NA	Yes	Yes	-	-	Yes	New peripheral on STM32L4+ Series
DMAMUX1	NA	Yes	Yes	-	-	Yes	New peripheral on STM32L4+ Series
GFXMMU	NA	Yes	NA	-	-	-	New peripheral on SM32L4Rxxx/4Sxxx
PSSI	NA	NA	Yes <sup>(14)</sup>	-	-	-	New peripheral on STM32L4P5xx/4Q5xx

1. The gray-background cells highlight the main improvements of STM32L4+ Series versus STM32L476xx/486xx devices.



2. Refer to [Section 3.4: Flash memory](#) for more details.
3. Refer to [Section 3.5: SRAM2](#) for more details.
4. Refer to [Section 3.6: Flexible static memory controller \(FSMC\)](#) or more details
5. For the LQFP100 package, only FMC bank1 and NAND bank are available. Bank1 can only support a multiplexed NOR/PSRAM memory using the NE1 chip select.
6. When Muxed mode is enabled two OCTOSPIs are available, otherwise only one OCTOSPI is available, for further details on Muxed mode refer to the RM0432 reference manual.
7. For 48-pin and 64-pin packages only 1x UART is available.
8. Refer to [Section 3.15: Universal synchronous asynchronous receiver transmitter \(USART\)](#) for more details.
9. Refer to [Section 3.16: Secure digital input/output MultiMediaCard interface \(SDMMC\)](#) for more details.
10. For 48 pins packages only one SDMMC2 with SDIO 4-bits is available. SDMMC1 and SDMMC2 are available for packages starting from 64 pins.
11. Refer to [Section 3.17: Digital filter for sigma delta modulators \(DFSDM\)](#) for more details.
12. Refer to [Section 3.11: Power control \(PWR\)](#) for more details.
13. Refer to [Section 3.12: System configuration controller \(SYSCFG\)](#) for more details.
14. PSSI is available on devices with packages starting from 100-pin

*Note: Most of the bugs known for STM32L476xx/486xx microcontrollers have been corrected for STM32L4+ Series microcontrollers. Refer to the corresponding product errata sheets to find out the remaining bugs.*

## 3.2 Boot modes

The boot mode selection changes slightly between STM32L4+ Series and STM32L476xx/486xx microcontrollers. The BOOT0 input pin is shared with a GPIO (PH3).

A new option bit nSWBOOT0 is added allowing to choose if the BOOT0 value is coming from the IO pin or from the option bit value. [Table 7](#) details the STM32L4+ Series microcontrollers boot modes and highlights in gray-background cells the new modes.

[Table 8](#) details STM32L476xx/486xx microcontrollers boot modes.

**Table 7. Boot modes for STM32L4+ Series<sup>(1)</sup>**

nBOOT1 FLASH_OPTR[23]	nBOOT0 FLASH_OPTR[27]	BOOT0 pin PH3	nSWBOOT0 FLASH_OPTR[26]	Main Flash empty <sup>(2)</sup>	Boot memory space alias
x	x	0	1	0	Main Flash memory is selected as boot area
x	x	0	1	1	System memory is selected as boot area
x	1	x	0	x	Main Flash memory is selected as boot area
0	x	1	1	x	Embedded SRAM1 is selected as boot area
0	0	x	0	x	Embedded SRAM1 is selected as boot area
1	x	1	1	x	System memory is selected as boot area
1	0	x	0	x	System memory is selected as boot area

1. x: Do not care.

2. A Flash empty check mechanism is implemented to force the boot from system Flash if the first Flash memory location is not programmed (0xFFFF FFFF) and if the boot selection was configured to boot from the main Flash.

**Table 8. Boot modes for STM32L476xx/486xx**

Boot memory space	BOOT1	BOOT0 pin
Main Flash memory	Do not care	0
System Flash memory	0	1
Embedded SRAM1	1	1

### 3.3 Memory mapping

*Table 9* compares the peripherals register boundary addresses for STM32L4+ Series and STM32L476xx/486xx microcontrollers.


**Table 9. Peripherals register boundary addresses comparison**

Peripheral	Bus	STM32I4Rxxx/4Sxxx	STM32L4P5xx/4Q5xx	STM32L476xx/486xx bus address
HASH	AHB2	0x5006 0400	0x5006 0400	NA
AES	AHB2	0x5006 0000	0x5006 0000	NA
PKA + RAM	AHB2	NA	0x5005 E000	NA
TAMPER AND BKP registers	APB1	NA	0x4000 3400	NA
DCMI	AHB2	0x5005 0000	0x5005 0000	NA
PSSI	AHB2	NA	0x5005 0400	NA
SDMMC2	AHB2	NA	0x5006 2800	NA
GPIOI	AHB2	0x4800 2000	0x4800 2000	NA
DMA2D	AHB1	0x4002 B000	0x4002 B000	NA
DMAMUX1	AHB1	0x4002 0800	0x4002 0800	NA
I2C4	APB1	0x4000 8400	0x4000 8400	NA
OCTOSPIOM	AHB2	0x5006 1C00	0x5006 1C00	NA
OCTOSPI1	AHB2	0xA000 1000	0xA000 1000	NA
OCTOSPI2	AHB2	0xA000 1400	0xA000 1400	NA
SDMMC1	APB2/AHB2 <sup>(1)</sup>	0x5006 2400	0x5006 2400	0x4001 2800
GFXMMU	AHB1	0x4002 C000	NA	NA
DSI	APB2	0x4001 6C00	NA	NA
LTDC	APB2	0x4001 6800	0x4001 6800	NA


1. APB2 for STM32L476xx/486xx and AHB2 for STM32L4+ Series.

*Figure 8* shows the external memory mapping differences between STM32L4+ Series and STM32L476xx/486xx microcontrollers

**Figure 8. External memory mapping differences between STM32L4Rxxx/4Sxxx and STM32L476xx/486xx microcontrollers**



**Figure 9. External memory mapping differences between STM32L4P5xx/4Q5xx and STM32L4Rxxx/4Sxxx microcontrollers**



### 3.4 Flash memory

[Table 10](#) details the differences between the Flash interface on STM32L4+ Series and STM32L476xx/486xx microcontrollers.

**Table 10. Flash memory differences between STM32L4Rxxx/4Sxxx and STM32L4P5xx/4Q5xx and STM32L476xx/486xx**

Flash memory	STM32L4Rxxx/4Sxxx	STM32L4P5xx/4Q5xx	STM32L476xx/486xx
Main/program memory	Up to 2 Mbytes Split in 2 banks 256 pages: Single bank page size 8 Kbytes Dual bank page size 4 Kbytes	Up to 1 Mbytes Split in 2 banks 256 pages: Single bank page size 8 Kbytes. Dual bank page size 4 Kbytes	Up to 1 Mbytes Split in 2 banks 256 pages of 2 Kbytes per bank
Features	Read while write (RWW) Dual bank boot		
Read access	Single bank mode: read access of 128 bits Dual bank mode: read access of 64 bits		Read access of 64 bits
Wait states	Up to 5 (depending on the supply voltage and the frequency)		Up to 4 (depending on supply voltage and frequency)
Flash empty check	Yes		No
Protections	Write protection: – Dual Bank: 2 areas per bank – Single Bank: 4 areas per bank PCROP protection: – Dual Bank: 2 PCROP area per bank – Single Bank: 1 PCROP area per bank		Write protection: – 2 areas per bank PCROP protection: – 1 PCROP area per bank
One time programmable (OTP) memory	1 Kbyte		
Interface	0x4002 2000 – 0x4002 23FF		

**Table 10. Flash memory differences between STM32L4Rxxx/4Sxxx and STM32L4P5xx/4Q5xx and STM32L476xx/486xx (continued)**

Flash memory	STM32L4Rxxx/4Sxxx	STM32L4P5xx/4Q5xx	STM32L476xx/486xx	
Option bytes	Bank 1: 0x1FF0 0000 – 0x1FF0 000F	Bank 1: 0x1FF0 0000 – 0x1FF0 000F	Bank 1: 0x1FFF 7800 – 0x1FFF 780F	
	Bank 2 : 0x1FF0 1000 – 0x1FF0 100F	Bank 2 : 0x1FF0 1000 – 0x1FF0 100F	Bank 2: 0x1FFF F800 – 0x1FFF F80F	
	nBOOT0		NA	
	nSWBOOT0		NA	
	SRAM2_RST			
	SRAM2_PE			
	nBOOT1			
	DBANK		NA	
	DB1M (1 Mbyte/ 512 Kbytes Dual-Bank Flash with contiguous addresses)		DUALBANK (256 Kbytes/ 512 Kbytes Dual-Bank Flash)	
	BFB2			
	WWDG_SW			
	IWDG_STDBY			
	IWDG_STOP			
	IWDG_SW			
	nRST_SHDW			
	nRST_STDBY			
	nRST_LEV			
	BOR_LEV			
	RDP			
	PCROP1_STRT[16:0]		PCROP1_STRT[15:0]	
	PCROP_RDP			
	PCROP1_END[16:0]		PCROP1_END[15:0]	
	WRP1A_STRT			
	WRP1A_END			
	WRP1B_STRT			
	WRP1B_END			
	PCROP2_STRT[16:0]		PCROP2_STRT[15:0]	
	PCROP2_END[16:0]		PCROP2_END[15:0]	
	WRP2A_STRT			
	WRP2A_END			
	WRP2B_STRT			
	WRP2B_END			

### 3.5 SRAM2

There are few differences between STM32L4+ Series and STM32L476xx/486xx microcontrollers concerning SRAM2 (see [Table 11](#)).

**Table 11. SRAM2 differences between STM32L4+ Series and STM32L476xx/486xx microcontrollers**

SRAM2	STM32L4+ Series	STM32L476xx/486xx
Size	64 Kbytes	32 Kbytes
Address	0x1000 0000 - 0x1000 FFFF	0x1000 0000 - 0x1000 7FFF
Parity check	Yes	
Write protection	Yes - 1 Kbyte granularity	
Read protection	RDP	
SRAM2 erase	System reset or Software reset	
SRAM2 contiguous with SRAM1	Yes	No

*Note:* The following STM32L476xx/486xx limitation has been fixed for STM32L4+ Series microcontrollers: if a read occurs during an erase operation, the CPU is not stalled and the value returned is deterministic and equal to 0x0000 0000.

### 3.6 Flexible static memory controller (FSMC)

[Table 12](#) details the FSMC interface differences between of STM32L4+ Series and STM32L476xx/486xx microcontrollers.

**Table 12. FSMC differences between STM32L4+ Series and STM32L476xx/486xx microcontrollers**

FSMC		STM32L4+ Series	STM32L476xx/486xx
External memory interfaces		<ul style="list-style-type: none"> <li>- SRAM</li> <li>- NOR/NAND memories</li> <li>- PSRAM</li> <li>- NAND Flash memory with ECC hardware</li> <li>- FRAM Ferroelectric RAM</li> </ul>	<ul style="list-style-type: none"> <li>- SRAM</li> <li>- NOR/NAND memories</li> <li>- PSRAM</li> <li>- NAND Flash memory with ECC hardware</li> </ul>
Features	Data bus width	8-bit or 16-bit	
	New timing	<ul style="list-style-type: none"> <li>- NBL setup timing</li> <li>- Data hold timing</li> <li>- Clock divider ratio 1</li> </ul>	NA
Registers	FSMC_BCRx	Bits[23:22]: NBLSET[1:0]	NA
	FSMC_BTRx	Bits[31:30]: DATAHLD[1:0]	NA

### 3.7 OctoSPI interface (OCTOSPI)

**Table 13. Main feature differences between STM32L4Rxxx/4Sxxx and STM32L4P5xx/4Q5xx**

OCTOSPI features	STM32L4Rxxx/4Sxxx	STM32L4P5xx/Q5xx
Refresh counter	N	Y
CSBOUND	N	Y
Multiplexed mode	N	Y
Single ended clock for 3V HyperBus mode	Y <sup>(1)</sup>	Y
Differential clock mode	N	Y
Micron memory type support	N	Y
APMemory memory type support	N	Y
Support of QSPI and OSPI PSRAMs	N	Y

1. Only HyperFlash is supported.

The OCTOSPI peripheral is available only on STM32L4+ Series microcontrollers. It shares the same features of the Quad-SPI peripheral in STM32L476xx/486xx, and additionally it supports octal SPI memories.

The Octo-SPI is a specialized communication interface targeting single, dual, quad or octal SPI memories. It can be configured in three modes: Indirect mode, Status-polling mode and Memory-mapping mode.

### 3.8 Nested vectored interrupt controller (NVIC)

[Table 14](#) details the interrupt vectors differences between STM32L4+ Series and STM32L476xx/486xx microcontrollers.

**Table 14. Interrupt vector differences between STM32L476xx/486xx and STM32L4Rxxx/4Sxxx and STM32L4P5xx/4Q5xx microcontrollers**

Position	STM32L4Rxxx/4Sxxx	STM32L4P5xx/4Q5xx	STM32L476xx/486xx
18	ADC1	ADC1_2	ADC1_2
41	RTC_ALARM	RTC_ALARM_SSRU	RTC_ALARM
42	DFSDM1_FLT3	NA	DFSDM1_FLT3
47	NA	SDMMC2	ADC3
63	DFSDM1_FLT2	NA	DFSDM1_FLT2
71	OCTOSPI1		QUADSPI
76	OCTOSPI2		SWPMI
78	DSIHOST	NA	LCD

**Table 14. Interrupt vector differences between STM32L476xx/486xx and STM32L4Rxxx/4Sxxx and STM32L4P5xx/4Q5xx microcontrollers (continued)**

Position	STM32L4Rxxx/4Sxxx	STM32L4P5xx/4Q5xx	STM32L476xx/486xx
86	NA	PKA	NA
82	HASH and CRS		
83	I2C4_EV		
84	I2C4_ER		
85	DCMI	DCMI_PSSI	
90	DMA2D		
91	LCD-TFT		
92	LCD-TFT_ER		
93	GFXMMU	NA	
94	DMAMUX_OVR		

### 3.9 Extended interrupt and event controller (EXTI)

[Table 15](#) details the EXTI line differences between STM32L476xx/486xx and STM32L4+ Series devices.

**Table 15. EXTI lines connections differences between STM32L4Rxxx/4Sxxx and STM32L4P5xx/4Q5xx and STM32L476xx/486xx microcontrollers**

EXTI line	STM32L4Rxxx/4Sxxx	STM32L4P5xx/4Q5xx	STM32L476xx/486xx
34	Reserved		SWPMI1 wakeup
39	Reserved		LCD wakeup
40	I2C4 wakeup		NA
33	NA	LPTIM2 wakeup	NA

### 3.10 Reset and clock control (RCC)

[Table 16](#) highlights the main differences related to RCC (reset and clock controller) between STM32L4+ Series and STM32L476xx/486xx microcontrollers.

**Table 16. RCC differences between STM32L4Rxxx/4Sxxx and STM32L4P5xx/4Q5xx and STM32L476xx/486xx microcontrollers**

RCC		STM32L4Rxxx/4Sxxx	STM32L4P5xx/4Q5xx	STM32L476xx/486xx
<b>Clock sources</b>				
USB OTG FS		MSI clock PLL / Q PLLSAI1 / Q HSI48		MSI clock PLL / Q PLLSAI1 / Q
RNG/SDMMC				
DSI		PLLSAI2 / Q divider HSE	NA	NA
LTDC		PLLSAI2 clock / R divider/ PLLSAI2RDIV		NA
USARTs	USART1	APB2 clock HSI16 LSE SYSCLK		
	USART 2 and 3	APB1 clock HSI16 LSE SYSCLK		
	UART 4 and 5	APB1 clock HSI16 LSE SYSCLK		

**Table 16. RCC differences between STM32L4Rxxx/4Sxxx and STM32L4P5xx/4Q5xx and STM32L476xx/486xx microcontrollers (continued)**

RCC	STM32L4Rxxx/4Sxxx	STM32L4P5xx/4Q5xx	STM32L476xx/486xx
	Clock sources		
LPUART1	APB1 clock HSI16 LSE SYSCLK		
I2Cs	APB1 HSI16 SYSCLK		
SPIs	APB2 clock for SPI1 APB1 clock for SPI2 and SPI3		
SAI1, SAI2	PLLSAI1 clock /P divider PLLSAI2 clock /P divider PLL clock /P divider HSI16 for audio flow detection		PLLSAI1 clock /P divider PLLSAI2 clock /P divider PLL clock /P divider
OCTOSPI	MSI SYSCLK PLL clock / Q divider		NA
IWDG	LSI clock		
WWDG	APB1 clock		
ADC	SYSCLK PLLSAI1/ R divider		
RTC	HSE32 LSE LSI Register clock disabling (not the kernel one) in run or sleep modes RTCAPBEN in RCC_APB1ENR1		HSE LSE LSI
MCO	LSI LSE SYSCLK HSI16 HSE PLLCLK MSI HSI48		LSI LSE SYSCLK HSI16 HSE PLLCLK MSI
PLL	3 PLLs (PLL, PLLSAI1, PLLSAI2)		
PLLM divider	PLLM: 1 to 16		PLLM: 1 to 8
PLLN factor	PLLN: 8 to 127		PLLN: 8 to 86
PLLp divider	PLLp: 2 to 31		PLLp: 7 or 17
PLLSAI1M divider	PLLSAI1M: 1 to 16		NA

**Table 16. RCC differences between STM32L4Rxxx/4Sxxx and STM32L4P5xx/4Q5xx and STM32L476xx/486xx microcontrollers (continued)**

RCC	STM32L4Rxxx/4Sxxx	STM32L4P5xx/4Q5xx	STM32L476xx/486xx
	Clock sources		
PLLSAI1N factor	PLLSAI1N: 8 to 127		PLLSAI1N: 8 to 86
PLLSAI1P divider	PLLSAI1P: 7 or 17 PLLSAI1PDOV: 2 to 31		NA
PLLSAI2M divider	PLLSAI2M: 1 to 16		NA
PLLSAI2N factor	PLLSAI2N: 8 to 127		PLLSAI2N: 8 to 86
PLLSAI2P divider	PLLSAI2P: 7 or 17 PLLSAI2PDIV: 2 to 31		PLLSAI2P: 7 or 17
HSI16	HSITRIM[6:0]		HSITRIM[4:0]
HSI48	RC with clock recovery used for USB/RNG/SDMMC		NA
RCC features			
LSE propagation disable	NA	RCC_DBCR: Bit[7]	NA
LSI predivision by 128	NA	RCC_CSR: Bit[4]	NA

### 3.11 Power control (PWR)

[Table 17](#) shows the low-power mode differences between STM32L4+ Series and STM32L476xx/486xx microcontrollers

**Table 17. Low-power mode differences between STM32L4Rxxx/4Sxxx and STM32L4P5xx/4Q5xx and STM32L476xx/486xx microcontrollers**

PVM	STM32L4Rxxx/4Sxxx	STM32L4P5xx/4Q5xx	STM32L476xx/486xx
Low-power modes	STOP0		
	STOP1		
	STOP2 SRAM3 enabled RRSTP = "1" within PWR_CR1 register		STOP2
	STOP2 SRAM3 disabled RRSTP = "0" within PWR_CR1 register		
	SRAM2 retention depending on the configuration of the RRS bits, the SRAM2 can be fully or partially preserved		Standby
	Shutdown		

Table 18 shows the power control register differences between STM32L4Rxxx/4Sxxx and STM32L4P5xx/Q5xx and STM32L476xx/486xx microcontrollers.

**Table 18. PWR differences between STM32L4Rxxx/4Sxxx and STM32L4P5xx/4Q5xx and STM32L476xx/486xx microcontrollers**

Power control register	STM32L4Rxxx/4Sxxx	STM32L4P5xx/4Q5xx	STM32L476xx/486xx
PWR_PUCRH	PUy (y=0..15)		PUy (y=0..1)
PWR_PDCRH	PDy (y=0..15)		PDy (y=0..1)
PWR_PUCRI	PUy (y=0..15)		NA
PWR_PDCRI	PDy (y=0..15)		NA
PWR_CR1	Bit[4]: RRSTP		NA
PWR_CR3	RRS[8]	New bit added to RRS Bit[9..8] to select the SRAM2 content size	RRS[8]
PWR_CR5	New register Bit[8]: R1MODE		NA

### Dynamic voltage scaling management

The difference between STM32L4+ Series and STM32L476xx/486xx in dynamic voltage scaling management is in the high-performance range. For STM32L4+ Series, the main regulator operates in two modes following the R1MODE bit in the PWR\_CR5 register:

- Main regulator range 1 normal mode: provides a typical output voltage at 1.2 V. It is used when the system clock frequency is up to 80 MHz. The Flash access time for read access is minimum, write and erase operations are possible.
- Main regulator range 1 boost mode: provides a typical output voltage at 1.28 V. It is used when the system clock frequency is up to 120 MHz. The Flash access time for read access is minimum, write and erase operations are possible. To optimize the power consumption it is recommended to select the range 1 boost mode when the system clock frequency is greater than 80 MHz.

Table 19 shows the voltage regulator range differences between STM32L4Rxx/4Sxxx and STM32L476xx/486xx microcontrollers followed by the recommended sequence to switch between voltage regulator ranges.

**Table 19. Main regulator configuration differences between STM32L4+ Series and STM32L476xx/486xx microcontrollers**

SYSCLK	STM32L4+ Series	STM32L476xx/486xx
80 MHz < SYSCLK ≤ 120 MHz	Range 1 boost mode	NA
26 MHz < SYSCLK ≤ 80 MHz	Range 1 normal mode (default) <sup>(1)</sup>	
SYSCLK ≤ 26 MHz	Range 2	

1. Normal mode for STM32L4+ Series.

The sequence to go from Range 2 to Range 1 is:

1. Program the VOS bits to “10” in the PWR\_CR1 register.
2. Wait until the VOSF flag is cleared in the PWR\_SR2 register.
3. Adjust the number of wait states according to the new frequency target in Range 1 (LATENCY bits in the FLASH\_ACR).
4. Increase the system frequency by following the procedure below:
  - If the system frequency is  $26 \text{ MHz} < \text{SYSCLK} \leq 80 \text{ MHz}$ , select the range 1 normal mode, just configure and switch to PLL for a new system frequency.
  - If the system frequency is  $\text{SYSCLK} > 80 \text{ MHz}$ , select the Range 1 boost mode:
    - The system clock must be divided by two using the AHB prescaler before switching to a higher system frequency.
    - Clear the R1MODE bit in the PWR\_CR5 register.
    - Configure and switch to PLL for a new system frequency.
    - Wait for at least 1 us and then reconfigure the AHB prescaler to get the needed HCLK clock frequency.

The sequence to switch from Range 1 normal mode to Range 1 boost mode is:

1. The system clock must be divided by 2 using the AHB prescaler before switching to a higher system frequency.
2. Clear the R1MODE bit is in the PWR\_CR5.
3. Adjust the number of wait states according to the new frequency target in Range 1 boost mode.
4. Configure and switch to new system frequency.
5. Wait for at least 1 us and then reconfigure the AHB prescaler to get the needed HCLK clock frequency.
6. Reconfigure the AHB prescaler to get the needed HCLK clock frequency.

### 3.12 System configuration controller (SYSCFG)

[Table 20](#) shows the SYSCFG differences between STM32L4+ Series and STM32L476xx/486xx microcontrollers.

**Table 20. SYSCFG differences between STM32L4+ Series and STM32L476xx/486xx microcontrollers**

SYSCFG registers	STM32L4+ Series	STM32L476xx/486xx
SYSCFG_CFGR1	Bit[23] I2C4_FMP	NA
	Bit[9] ANASWVDD	NA
SYSCFG_EXTICR1	Bits EXTly[3:0] (y=0..3)	Bits EXTly[2:0] (y=0..3)
SYSCFG_EXTICR2	Bits EXTly[3:0] (y=4..7)	Bits EXTly[2:0] (y=4..7)
SYSCFG_EXTICR3	Bits EXTly[3:0] (y=8..11)	Bits EXTly[2:0] (y=8..11)
SYSCFG_EXTICR4	Bits EXTly[3:0] (y=12..15)	Bits EXTly[2:0] (y=11..15)

[Table 21](#) describes when the ANASWVDD bit and the BOOSTEN bit must be set or reset depending on the voltage setting.

**Table 21. BOOSTEN and ANASWVDD set/reset**

VDD	VDDA	BOOSTEN	ANASWVDD
-	> 2.4V	0	0
> 2.4V	< 2.4V	0	1
< 2.4V	< 2.4V	1	0

[Table 22](#) shows the memory mapping selection differences between STM32L4+ Series and STM32L476xx/486xx microcontrollers

**Table 22. Memory mapping differences between STM32L4+ Series and STM32L476xx/486xx microcontrollers**

-	STM32L4+ Series	STM32L476xx/486xx
Memory mapping selection at address 0x0000 0000	<ul style="list-style-type: none"> <li>- Main Flash memory</li> <li>- System Flash memory</li> <li>- FMC bank1 (NOR/PSRAM 1 and 2)</li> <li>- SRAM1</li> <li>- OCTOSPI1 memory</li> <li>- OCTOSPI2 memory</li> </ul>	<ul style="list-style-type: none"> <li>- Main Flash memory</li> <li>- System Flash memory</li> <li>- SRAM1</li> <li>- QUADSPI memory</li> </ul>

### 3.13 Interconnect matrix

The STM32L4+ Series interconnect matrix is an enlarged set of the one on STM32L476xx/486xx devices, as the number of peripherals is increased.

In particular, the STM32L4+ Series microcontrollers interconnect matrix includes one additional master for DMA2D, LTDC, SDMMC1, GFXMMU and the SRAM3, GFXMMU, FMC, OCTOSPI1, OCTOSPI2 slave is split into two separate slave ports.

Refer to the [Table 6](#) to see more details of the differences between the concerned products.

### 3.14 Direct memory access controller (DMA)

There are two DMA master interfaces for STM32L4+ Series microcontrollers, as for STM32L476xx/486xx microcontrollers. The DMA channels connections corresponding to peripherals present only for STM32L4+ Series microcontrollers, are left free for STM32L476xx/486xx microcontrollers.

For STM32L4+ Series, each DMA request is connected in parallel to all the channels of the DMAMUX request line multiplexer. In STM32L476xx/486xx, each DMA channel is connected to dedicated hardware DMA requests.

The DMAMUX request multiplexer allows a DMA request line to be routed between the peripherals and the DMA controllers of the product. The routine function is ensured by a programmable multi-channel DMA request line multiplexer. Each channel selects a unique

DMA request line, unconditionally or synchronously with events from its DMAMUX synchronization inputs.

### 3.15 **Universal synchronous asynchronous receiver transmitter (USART)**

The differences between STM32L4+ Series and STM32L476xx/486xx in U(S)ART are mainly due to the additional features on STM32L4+ Series, which are:

- Support of the ISO78716-3 smartcard protocol.
- Feature two internal FIFOs for transmit and receive data, and each FIFO can be enabled /disabled by software; they also come with a status flag.
- SPI slave transmission underrun error flag.

Table 23 details the U(S)ART differences between STM32L4+ Series and STM32L476xx/486xx microcontrollers.

**Table 23. U(S)ART differences between STM32L4+ Series and STM32L476xx/486xx microcontrollers**

U(S)ART		STM32L4+ Series	STM32L476xx/486xx
UART/USART		5	
Interrupt		23 interrupt sources with flags	12 interrupt sources with flags
Features	Two internal FIFOs for transmit and receive data		NA
	SPI slave transmission underrun error flag		
Features		Lin mode SPI Master IrDA SIR ENDEC block Hardware flow control (CTS/RTS) Continuous communication using DMA Multiprocessor communication Single-wire half-duplex communication Support for Modbus communication Receiver timeout interrupt Auto baud rate detection	
U(S)ART registers	USARTx_CR1	Bit[29]: FIFOEN	NA
		Bit[30]: TXFEIE	
		Bit[31]: RXFFIE	
	USARTx_CR2	Bit[0]: SLVEN	
		Bit[3]: DIS_NSS	
	USARTx_CR3	Bit[23]: TXFTIE	
		Bit[24]: TCBGTIE	
		Bits[27:25]: RXFTCFG	
		Bit[28]: RXFTIE	
	USARTx_ISR	Bits[31:29]: TXFTCFG	
		Bit[13]: UDR	
		Bit[23]: TXFE	
		Bit[24]: RXFF	
		Bit[25]: TCBGT	
		Bit[26]: RXFT	
USARTx_ICR	Bit[27]: TXFT		
	Bit[5]: TXFE CF		
	Bit[7]: TCBGTC		
		Bit[13]: UDRCF	

### 3.16 Secure digital input/output MultiMediaCard interface (SDMMC)

[Table 24](#) details the differences between the SDMMC interface of the STM32L4+ Series and STM32L476xx/486xx microcontrollers

**Table 24. SDMMC differences between STM32L4+ Series and STM32L476xx/486xx microcontrollers**

SDMMC	STM32L4+ Series	STM32L476xx/486xx
Bus	AHB2	APB2
Clock source	MSI clock PLL /Q PLLSAI1 /Q HSI48	MSI clock PLL /Q PLLSAI1/Q
Features	Full compliance with MultimediaCard System Specification Version 4.51. Card support for three different databus modes: 1-bit (default), 4-bit and 8-bit	Full compliance with MultimediaCard System Sepecification version 4.2. Card support for three different databus modes: 1-bit (default), 4-bit and 8-bit
	Full compliance with SD memory card specifications version 4.1	Full compliance with SD Memory Card specification Version 2.0
	Full compliance with SDIO card specification version 4.0. Card support for two different databus modes: 1-bit (default) and 4-bit	Full compliance with SD I/O card specification Version 2.0. Card support for two different databus modes: 1-bit (default) and 4-bit
	Data transfer up to 104 Mbyte/s for the 8-bit mode	Data transfer up to 50 MHz for the 8- bit mode
	SDMMC IDMA: is used to provide high-speed transfer between the SDMMC FIFO and the memory. The AHB master optimizes the bandwidth of the system bus. The SDMMC internal DMA (IDMA) provides one channel to be used either for transmit or receive	NA

### 3.17 Digital filter for sigma delta modulators (DFSDM)

The [Table 25](#) presents the DFSDM differences between STM32L4+ Series and STM32L476xx/486xx microcontrollers.

**Table 25. DFSDM differences between STM32L4Rxxx/4Sxxx and STM32L4P5xx/4Q5xx and STM32L476xx/486xx microcontrollers**

DFSDM features		STM32L4Rxxx/4Sxxx	STM32L4P5xx/4Q5xx	STM32L476xx/486xx
Features	Number of channels	8	4	8
	Number of filters	4	2	4
	Input from internal ADC	X <sup>(1)</sup>		-
	Supported trigger sources	12 <sup>(2)</sup>		11
	Pulses skipper	X		-
DFSDM register	DFSDMx_CR1	Bits[12:8]: JEXTSEL[4:0]		Bits[10:8]: JEXTSEL[2:0]
	DFSDM_CHyDLYR	New register Bits[5:0]: PLSSKP[5:0]		NA

1. DFSDM has an internal input from both ADC1/2.

2. The LPTIM1 is the new trigger source.

### 3.18 USB on-the-go full-speed (OTG\_FS)

[Table 26](#) presents the USB OTG differences between STM32L476xx/486xx and STM32L4+ Series microcontrollers.

**Table 26. USB\_OTG implementation for STM32L476xx/486xx and STM32L4+ Series microcontrollers**

USB features	OTG_FS for STM32L476xx/486xx	OTG_FS for STM32L4+ Series
Device bidirectional endpoints (including EP0)	6	
Host mode channels	12	
Size of dedicated SRAM	1.2 Kbytes	
USB 2.0 Link Power Management (LPM) support	X	
OTG revision supported	1.3 and 2.0	2.0
Attach detection protocol (ADP) support	X	
Battery charging detection (BCD) support	X	
PSRST/ERRATIM	-	X

### 3.19 Debug support (DBG)

[Table 27](#) shows the DEBUG differences between STM32L4+ Series and STM32L476xx/486xx microcontrollers.

**Table 27. DBG differences between STM32L4+ Series and STM32L476xx/486xx microcontrollers**

DEBUG register	STM32L4+ Series	STM32L476xx/486xx
DBGMCU_APB1FZR2	Bit[1]: DBG_I2C4_STOP	NA

## Revision history

**Table 28. Document revision history**

Date	Revision	Changes
31-Aug-2017	1	Initial release.
16-Dec-2019	2	<p>Updated:</p> <ul style="list-style-type: none"> <li>– <i>Table 1: Applicable products, Table 2: Package availability and PCB design compatibility, Table 3: STM32L476/486 and STM32L4P5xx/4Q5xx and STM32L4R9xx/4S9xx pinout differences (LQFP144), Table 4: STM32L476/486 and STM32L4P5xx/4Q5xx and STM32L4R9xx/4S9xx pinout differences (LQFP100), Table 8: Boot modes for STM32L476xx/486xx, Table 10: Flash memory differences between STM32L4Rxxx/4Sxxx and STM32L4P5xx/4Q5xx and STM32L476xx/486xx, Table 15: EXTI lines connections differences between STM32L4Rxxx/4Sxxx and STM32L4P5xx/4Q5xx and STM32L476xx/486xx microcontrollers, Table 17: Low-power mode differences between STM32L4Rxxx/4Sxxx and STM32L4P5xx/4Q5xx and STM32L476xx/486xx microcontrollers, Table 18: PWR differences between STM32L4Rxxx/4Sxxx and STM32L4P5xx/4Q5xx and STM32L476xx/486xx microcontrollers, Table 25: DFSDM differences between STM32L4Rxxx/4Sxxx and STM32L4P5xx/4Q5xx and STM32L476xx/486xx microcontrollers</i></li> <li>– <i>Figure 1: LQFP144 pinout differences, Figure 2: LQFP144 pinout differences between STM32L4R9xx/4S9xx vs. STM32L476xx/486xx and STM32L4P5xx/4Q5xx, Figure 3: LQFP100 pinout differences, Figure 4: LQFP100 pinout differences between STM32L4R9xx/4S9xx and both STM32L476xx/486xx and STM32L4P5xx/4Q5xx, Figure 6: UFBGA132 pinout differences, Figure 9: External memory mapping differences between STM32L4P5xx/4Q5xx and STM32L4Rxxx/4Sxxx microcontrollers</i></li> <li>– <i>Section 1.1.1: LQFP144 package, Section 1.1.2: LQFP100 package</i></li> </ul> <p>Added:</p> <ul style="list-style-type: none"> <li>– <i>Section 1.1.3: LQFP64 package</i></li> </ul> <p>Removed:</p> <ul style="list-style-type: none"> <li>– <i>Table 5. List of LQFP64 pinout differences, Figure 8. External memory mapping differences between STM32L4Rxxx/4Sxxx and STM32L4P5xx/4Q5xx microcontrollers.</i></li> </ul>
11-Mar-2020	3	<p>Updated:</p> <ul style="list-style-type: none"> <li>– <i>Table 2: Package availability and PCB design compatibility</i></li> </ul> <p>Added:</p> <ul style="list-style-type: none"> <li>– <i>Section 2.1.5: UFBGA169 package, Table 13: Main feature differences between STM32L4Rxxx/4Sxxx and STM32L4P5xx/4Q5xx</i></li> </ul>
21-Jan-2026	4	<p>Updated document title.</p> <p>Added:</p> <ul style="list-style-type: none"> <li>– <i>Section 1: General information</i></li> </ul>

**IMPORTANT NOTICE – READ CAREFULLY**

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice.

In the event of any conflict between the provisions of this document and the provisions of any contractual arrangement in force between the purchasers and ST, the provisions of such contractual arrangement shall prevail.

The purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgment.

The purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of the purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

If the purchasers identify an ST product that meets their functional and performance requirements but that is not designated for the purchasers’ market segment, the purchasers shall contact ST for more information.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to [www.st.com/trademarks](http://www.st.com/trademarks). All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2026 STMicroelectronics – All rights reserved