Introduction

In IoT (internet of things) applications, devices are vulnerable to unwanted intrusions through the Internet. Consequently, security is an important topic, to protect device and information and to isolate the trusted and untrusted worlds from each other.

The STM32L5 and STM32U5 Series devices (named STM32L5, STM32U5 or STM32L5/U5 later in this document) are based on the high-performance Arm® Cortex®-M33 32-bit RISC core. This processor uses the Armv8-M architecture and is primarily for environments where security is an important consideration.

The Arm® TrustZone® technology for Armv8-M is a security extension that is designed to partition the hardware into secure and non-secure worlds. With the Arm® TrustZone® technology and software method, the STM32L5/U5 microcontrollers (MCUs) provide a secure application with good design flexibility.

This document introduces the Arm® TrustZone® technology and the features of STM32L5/U5 devices that allow the partition of MCU memory/resources between secure and non-secure.
1 General information

This application note applies to the STM32L5 and STM32U5 Series microcontrollers that are Arm® Cortex® core-based devices.

Note: Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

Reference documents

[7] User manual Discovery kit for IoT node with STM32U585AI (UM2839)
[8] User manual STM32L5 Nucleo-144 board (UM2581)
[9] User manual STM32U5 Nucleo-144 board (UM2861)
2 Arm TrustZone technology

2.1 Overview

The Arm TrustZone technology for Armv8-M partitions the system into two regions: one is secure world and another is non-secure world.

The division of secure and non-secure worlds is memory-map based.

All the available microcontroller resources including Flash memory, SRAM, external memories, peripherals and interrupts, are allocated to either the secure or non-secure world. After planning the security attribution of these resources, non-secure world only accesses non-secure memories and resources, while secure world is able to access all memories and resources in both worlds, including secure and non-secure resources.

Important data that needs protection (such as cryptographic keys) must be placed and processed safely in the secure world.

The location where the code is executed defines its type:

• When the code is executed in secure memory, it is called secure code.
• When the code is executed in non-secure memory, it is called non-secure code.

Secure and non-secure codes run on the same STM32L5/U5 device, as illustrated in the figure below.

![Resource partition between secure and non-secure worlds](image-url)

**Figure 1. Resource partition between secure and non-secure worlds**
2.2 Security states

In a simplified view, the executed code address determines the security state of the CPU, that is either secure or non-secure:

• If the CPU runs code in a non-secure memory, the CPU is in non-secure state.
• If the CPU runs code in a secure memory, the CPU is in secure state.

The Armv8-M technology defines the following address security attributes:

- **Secure**
  Secure addresses are used for memory and peripherals that are only accessible by secure code or secure masters. Secure transactions are those that originate from masters operating as secure.

- **Non-secure callable (NSC)**
  NSC is a special type of secure location. This type of memory is the only type for which an Armv8-M processor permits to hold an SG (secure gateway) instruction that enables software to transition from non-secure to secure state. This SG instruction can be used to prevent non-secure applications from branching into invalid entry points.

  When a non-secure code calls a function in the secure side:
  - The first instruction in the API must be an SG instruction.
  - The SG instruction must be in an NSC region.

  Secure code also provides non-secure callable functions to provide secure service accesses to non-secure code.

- **Non-secure**
  Non-secure addresses are used for memories and peripherals accessible by all software running on the device. Non-secure transactions originate from masters operating as non-secure or from secure masters accessing a non-secure address (data transaction only, not fetch instructions). Non-secure transactions are only permitted to access non-secure addresses. Non-secure transactions cannot access to secure addresses.
3 TrustZone implementation on STM32L5 and STM32U5 Series

3.1 Activation of STM32L5 and STM32U5 TrustZone

In STM32L5/U5, the TrustZone is disabled by default and enabled by setting the TZEN option bit in the corresponding option byte.

All features described in this document apply to the STM32L5/U5 devices with TrustZone enabled.

3.2 TrustZone block diagram

In STM32L5/U5, the TrustZone is implemented thanks to the SAU (secure attribution unit), the IDAU (implementation defined attribution unit), the Flash memory, and the GTZC (global TrustZone security controller). The block diagram below details the TrustZone implementation.

Figure 2. STM32L5 and STM32U5 TrustZone implementation overview
3.3 Secure attribution unit (SAU) and implementation defined attribution unit (IDAU)

The security state of a memory address, seen by the CPU, is controlled by a combination of the internal SAU (secure attribution unit) and the IDAU (implementation defined attribution unit).

The security attribution result is the higher security setting between IDAU and SAU. The priority of security attribution is as follows:

- Secure has the highest secure priority.
- Non-secure callable has lower secure priority.
- Non-secure has the lowest secure priority.

The table below shows how to assign a specific security attribute (secure, non-secure or non-secure callable) to a specific address.

<table>
<thead>
<tr>
<th>IDAU security attribution</th>
<th>SAU security attribution(1)</th>
<th>final security attribution</th>
</tr>
</thead>
<tbody>
<tr>
<td>Non-secure</td>
<td>Secure</td>
<td>Secure</td>
</tr>
<tr>
<td></td>
<td>Secure - NSC</td>
<td>Secure - NSC</td>
</tr>
<tr>
<td></td>
<td>Non-secure</td>
<td>Non-secure</td>
</tr>
<tr>
<td>Secure or NSC(2)</td>
<td>Secure</td>
<td>Secure</td>
</tr>
<tr>
<td></td>
<td>Non-secure</td>
<td>Secure - NSC</td>
</tr>
</tbody>
</table>

1. Defined regions are aligned to 32-byte boundaries.
2. NSC = non-secure callable.

3.3.1 STM32L5 and STM32U5 IDAU and memory aliasing

The STM32L5/U5 memory mapping follows the Arm recommendations to implement a duplicated memory map, one for the secure view and the other for the non-secure view.

This means that each region of the memory map (code, SRAM, peripherals) is divided into two subregions where internal memories and peripherals are decoded at two separate address locations, in the non-secure view and in the secure view. An IDAU is implemented to define the security attributes of these regions.

The IDAU memory-map partition is not configurable. It is fixed by hardware. The table below shows the memory-map security-attrribution partition defined by the STM32L5/U5 IDAU.

<table>
<thead>
<tr>
<th>Region</th>
<th>Address range</th>
<th>Security attribute through IDAU</th>
</tr>
</thead>
<tbody>
<tr>
<td>Code-external memories when remapped</td>
<td>0x0000 0000-0x07FF FFFF (128 Mbytes)</td>
<td>Non-secure</td>
</tr>
<tr>
<td>Code-Flash memory and SRAM</td>
<td>0x0800 0000-0x0BFF FFFF (64 Mbytes)</td>
<td>Non-secure</td>
</tr>
<tr>
<td></td>
<td>0x0C00 0000-0x0FFFF FFFF (256 Mbytes)</td>
<td>Non-secure callable</td>
</tr>
<tr>
<td>Code-external memories when remapped</td>
<td>0x1000 0000-0x1FFF FFFF (256 Mbytes)</td>
<td>Non-secure</td>
</tr>
<tr>
<td>SRAM</td>
<td>0x2000 0000-0x2FFF FFFF (256 Mbytes)</td>
<td>Non-secure</td>
</tr>
<tr>
<td></td>
<td>0x3000 0000-0x3FFF FFFF (256 Mbytes)</td>
<td>Non-secure callable</td>
</tr>
<tr>
<td>Peripherals</td>
<td>0x4000 0000-0x4FFF FFFF (256 Mbytes)</td>
<td>Non-secure</td>
</tr>
<tr>
<td></td>
<td>0x5000 0000-0x5FFF FFFF (256 Mbytes)</td>
<td>Non-secure callable</td>
</tr>
<tr>
<td>External memory(1)</td>
<td>0x6000 0000-0xDFFF FFFF (2 Gbytes)</td>
<td>Non-secure</td>
</tr>
</tbody>
</table>

1. The external memory area is not aliased.
3.3.2 STM32L5 and STM32U5 SAU

There are eight SAU regions in the STM32L5/U5. The user changes the required security configuration partition by SAU as shown in the table below. When the TrustZone is enabled, the SAU defaults all addresses as secure: all memory regions are considered as secure.

<table>
<thead>
<tr>
<th>Region</th>
<th>Address range</th>
<th>Security attribute through IDAU</th>
<th>Security attribute through SAU</th>
<th>Final security attribute</th>
</tr>
</thead>
<tbody>
<tr>
<td>Code-external memories when remapped</td>
<td>0x0000 0000 - 0x07FF FFFF</td>
<td>Non-secure</td>
<td>Secure</td>
<td>Secure</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Non-secure or Non-secure callable</td>
<td>Non-secure or Non-secure callable</td>
</tr>
<tr>
<td>Code-Flash memory and SRAM</td>
<td>0x0800 0000 - 0x0BFF FFFF</td>
<td>Non-secure</td>
<td>Non-secure</td>
<td>Non-secure</td>
</tr>
<tr>
<td></td>
<td>0x0C00 0000 - 0x0FFF FFFF</td>
<td>Non-secure callable</td>
<td>Secure or Non-secure callable</td>
<td>Secure or Non-secure callable</td>
</tr>
<tr>
<td>Code-external memories when remapped</td>
<td>0x1000 0000 - 0x1FFF FFFF</td>
<td>Non-secure</td>
<td>Non-secure</td>
<td>Non-secure</td>
</tr>
<tr>
<td>SRAM</td>
<td>0x2000 0000 - 0x2FFF FFFF</td>
<td>Non-secure</td>
<td>Non-secure</td>
<td>Non-secure</td>
</tr>
<tr>
<td></td>
<td>0x3000 0000 - 0x3FFF FFFF</td>
<td>Non-secure callable</td>
<td>Secure or Non-secure callable</td>
<td>Secure or Non-secure callable</td>
</tr>
<tr>
<td>Peripherals</td>
<td>0x4000 0000 - 0x4FFF FFFF</td>
<td>Non-secure</td>
<td>Non-secure</td>
<td>Non-secure</td>
</tr>
<tr>
<td></td>
<td>0x5000 0000 - 0x5FFF FFFF</td>
<td>Non-secure callable</td>
<td>Secure or Non-secure callable</td>
<td>Secure or Non-secure callable</td>
</tr>
<tr>
<td>External memories</td>
<td>0x6000 0000 - 0xDFFF FFFF</td>
<td>Non-secure</td>
<td>Secure</td>
<td>Secure</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Non-secure or Non-secure callable</td>
<td>Non-secure or Non-secure callable</td>
</tr>
</tbody>
</table>

Example

A peripheral is decoded at two address ranges: 0x4000 0000 in non-secure view and 0x5000 0000 in secure view.

According to the programming of the SAU and IDAU, the secure code accesses the peripheral in the secure view by generating secure transactions, and the non-secure code accesses the same peripheral at another address in the non-secure view. The access is either authorized or denied depending on how the peripheral security attribute is defined by GTZC/TZSC. For more details, refer to Section 4 and Section 5.

SAU configuration in the STM32CubeL5 and STM32CubeU5

The definition of the SAU regions is made in the CMSIS files as follows:

- **STM32U5**: Device partition_stm32U575xx.h and partition_stm32U585xx.h
- **STM32L5**: Device partition_stm32L552xx.h and partition_stm32L562xx.h
The secure project enables the SAU and defines the SAU regions. The STM32CubeL5 and STM32CubeU5 define the default SAU regions listed in the table below (associated with linker memory layout file templates).

### Table 4. STM32CubeL5 and STM32CubeU5 default SAU regions

<table>
<thead>
<tr>
<th>SAU region</th>
<th>STM32L5 address</th>
<th>STM32U5 address</th>
<th>STM32Cube SAU</th>
</tr>
</thead>
<tbody>
<tr>
<td>SAU region 0</td>
<td>0xC03 E000 - 0xC03 FFFF</td>
<td>0xC0F E000 - 0xC0F FFFF</td>
<td>Secure, non-secure callable</td>
</tr>
<tr>
<td>SAU region 1</td>
<td>0x0804 0000 - 0x0807 FFFF (256-Kbyte Flash Bank2)</td>
<td>0x0810 0000 - 0x081F FFFF (1 Mbyte Flash Bank2)</td>
<td></td>
</tr>
<tr>
<td>SAU region 2</td>
<td>0x2001 8000-0x2003 FFFF (SRAM, 160-Kbyte second half of SRAM1 + SRAM2)</td>
<td>0x2004 0000 - 0x200B FFFF (SRAM3)</td>
<td>Non-secure</td>
</tr>
<tr>
<td>SAU region 3</td>
<td>0x4000 0000 - 0x4FFF FFFF (Peripheral mapped memory)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SAU region 4</td>
<td>0x6000 0000 - 0x9FFF FFFF (External memories)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SAU region 5</td>
<td>0x0BF9 0000 - 0x0BFA 8FFF (System memory)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SAU region 6</td>
<td>Not used</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SAU region 7</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

All memory space in 0x0000 0000-0xFFFF FFFF not covered by an SAU region is fixed as secure. The result of the combination between the security attribute provided by the IDAU and the security attribute provided by the SAU, is shown in the tables below.

### Table 5. STM32CubeL5 memory security partitioning

<table>
<thead>
<tr>
<th>Region</th>
<th>Address range</th>
<th>Security attribute through IDAU</th>
<th>Security attribute through SAU</th>
<th>Final security attribute</th>
</tr>
</thead>
<tbody>
<tr>
<td>Flash memory</td>
<td>0x0804 0000 - 0x0807 FFFF</td>
<td>Non-secure</td>
<td>Non-secure</td>
<td>Non-secure</td>
</tr>
<tr>
<td></td>
<td>0xC000 0000 - 0xC03 DFFF</td>
<td>Non-secure callable</td>
<td>Secure</td>
<td>Secure</td>
</tr>
<tr>
<td></td>
<td>0xC03 E000 - 0xC03 FFFF</td>
<td>Non-secure callable</td>
<td>Non-secure callable</td>
<td>Non-secure callable</td>
</tr>
<tr>
<td>SRAM1</td>
<td>0x3000 0000 - 0x3001 7FFF</td>
<td>Non-secure callable</td>
<td>Secure</td>
<td>Secure</td>
</tr>
<tr>
<td></td>
<td>0x2001 8000 - 0x2002 FFFF</td>
<td>Non-secure</td>
<td>Non-secure</td>
<td>Non-secure</td>
</tr>
<tr>
<td>SRAM2</td>
<td>0x2003 0000 - 0x2003 FFFF</td>
<td>Non-secure</td>
<td>Non-secure</td>
<td>Non-secure</td>
</tr>
<tr>
<td>Peripherals</td>
<td>0x4000 0000 - 0x4FFF FFFF</td>
<td>Non-secure</td>
<td>Non-secure</td>
<td>Non-secure</td>
</tr>
<tr>
<td></td>
<td>0x5000 0000 - 0x5FFF FFFF</td>
<td>Non-secure callable</td>
<td>Secure</td>
<td>Secure</td>
</tr>
<tr>
<td>External memories</td>
<td>0x6000 0000 - 0x9FFF FFFF</td>
<td>Non-secure</td>
<td>Non-secure</td>
<td>Non-secure</td>
</tr>
</tbody>
</table>
Table 6. STM32CubeU5 memory security partitioning

<table>
<thead>
<tr>
<th>Region</th>
<th>Address range</th>
<th>Security attribute through IDAU</th>
<th>Security attribute through SAU</th>
<th>Final security attribute</th>
</tr>
</thead>
<tbody>
<tr>
<td>Flash memory</td>
<td>0x0810 0000 - 0x081F FFFF</td>
<td>Non-secure</td>
<td>Non-secure</td>
<td>Non-secure</td>
</tr>
<tr>
<td></td>
<td>0x0C00 0000 - 0x0C0F DFFF</td>
<td>Non-secure callable</td>
<td>Secure</td>
<td>Secure</td>
</tr>
<tr>
<td></td>
<td>0x0C0F E000 - 0x0C0F FFFF</td>
<td>Non-secure callable</td>
<td>Non-secure callable</td>
<td>Non-secure callable</td>
</tr>
<tr>
<td>SRAM1</td>
<td>0x3000 0000 - 0x3002 7FFF</td>
<td>Non-secure callable</td>
<td>Secure</td>
<td>Secure</td>
</tr>
<tr>
<td>SRAM2</td>
<td>0x3003 0000 - 0x3003 FFFF</td>
<td>Non-secure callable</td>
<td>Secure</td>
<td>Secure</td>
</tr>
<tr>
<td>SRAM3</td>
<td>0x2004 0000 - 0x200B FFFF</td>
<td>Non-secure</td>
<td>Non-secure</td>
<td>Non-secure</td>
</tr>
<tr>
<td>SRAM4</td>
<td>0x2800 0000-0x2800 3FFF</td>
<td>Non-secure</td>
<td>Non-secure</td>
<td>Non-secure</td>
</tr>
<tr>
<td>Peripherals</td>
<td>0x4000 0000 - 0x4FFF FFFF</td>
<td>Non-secure</td>
<td>Non-secure</td>
<td>Non-secure</td>
</tr>
<tr>
<td></td>
<td>0x5000 0000 - 0x5FFF FFFF</td>
<td>Non-secure callable</td>
<td>Secure</td>
<td>Secure</td>
</tr>
<tr>
<td>External memories</td>
<td>0x6000 0000 - 0x9FFF FFFF</td>
<td>Non-secure</td>
<td>Non-secure</td>
<td>Non-secure</td>
</tr>
</tbody>
</table>

This is of course an example. The user must adapt the memory partitioning based on the application requirements in terms of secure and non-secure resources.
4 Security configurations on STM32L5 and STM32U5 Series

The SAU/IDAU settings are only applicable to one master: the CPU. The other masters (such as DMA) do not see these policies. That is why a local secure gate is needed on the peripheral side.

In addition to the Cortex-M33 TrustZone feature, the STM32L5/U5 devices come with complementary security features that reinforce and allow a more flexible partition between the secure and the non-secure worlds, by providing a second level of security on top of the SAU/IDAU.

4.1 Security configuration of the Flash memory

The Flash memory regions are configurable as secure, thanks to the non-volatile Flash secure watermark and volatile block-based Flash interface registers, even if they are non-secure through IDAU/SAU.

SAU and IDAU are responsible to grant the transactions issued by the CPU and tag the CPU access to the interconnect as secure or non-secure. The Flash memory secure watermarks and block-based registers grant the transactions from the CPU/Cortex-M33 and other masters such as:

- STM32L5 masters: DMA1, DMA2 and SDMMC
- STM32U5 masters: GPDMA1 (general purpose DMA featuring two master ports), DMA2D, SDMMC1 and SDMMC2

As seen in Figure 2, each transaction, issued by the Cortex-M33 that targets Flash memory, is first checked by IDAU/SAU, then checked by Flash secure watermark or block-based registers. Refer to Figure 5 for more details.

4.1.1 Secure watermark of the Flash memory

The option byte defines up to two different non-volatile secure areas, and are read or written by a secure access only: SECWMx_PSTRT and SECWMx_PEND (x = 1, 2).

The figure below shows the default value after setting TZEN (the whole Flash memory is secure).

Figure 3. Default Flash memory state though the option bytes after setting TZEN
The STM32CubeL5 and STM32CubeU5 TrustZone examples assume that Bank1 is secure and Bank2 is non-secure.

### Figure 4. Default Flash bank security state defined by STM32Cube though the option bytes

![Default Flash bank security state defined by STM32Cube though the option bytes](image)

#### 4.1.2 Flash memory block-based feature

Even if the whole Flash memory is non-secure through IDAU/SAU and through the Flash secure watermark option bytes, it is possible to configure temporary secure areas using the Flash memory block-based feature.

Any page is programmed either in secure or non-secure mode, using the Flash interface block-based configuration registers.

Block-based registers can only set a page as secure whereas it is set as non-secure through Flash secure watermark option bytes. The opposite is not possible: a page cannot be configured as non-secure using block-based registers, when it is configured as secure through Flash secure watermark option bytes.

#### 4.2 Global TrustZone controller (GTZC)

The GTZC has the following subblocks:

- **TZSC (TrustZone security controller)** allows the security attribute configuration of:
  - peripherals (see the note below) as either secure or non-secure
  - external memories: through watermark-memory-protection controller (MPCWMx, x = 1, 2, 3)
- **MPCBBx (block-based memory protection controller)** allows the security attribute configuration of SRAM blocks as follows:
  - STM32L5: The SRAM1 and SRAM2 can be programmed as secure or non-secure by block-based using the MPCBB. The granularity of SRAM secure block-based is a page of 256 bytes.
  - STM32U5: The SRAM1, SRAM2, SRAM3, SRAM4 can be programmed as secure or non-secure by blocks, using the MPCBBx. The granularity of SRAM secure block-based is a page of 512 bytes.
- **TZIC (TrustZone illegal access controller)** gathers all illegal access events in the system, and generates a secure interrupt towards the NVIC (GTZC_IRQn).

**Note:** When the TrustZone security is active, a peripheral is either securable or TrustZone-aware:

- **Securable:** the security attribute is configured by GTZC/TZSC controller.
- **TrustZone-aware:** the security attribute is configured using some peripheral secure registers. For example, the GPIO is TrustZone-aware with a security attribute configured through the GPIOx_SECCFGR secure register.

For the list of securable and TrustZone-aware peripherals, refer to ‘TrustZone peripheral classification’ section in the document [1] or [2].
5 Overall system security access rules

5.1 Default security status
When the TrustZone security is activated by the TZEN option bit in FLASH_OPTR, the default system security state is as follows:

- Cortex-M33 CPU is in secure state after reset. The boot address must point toward a secure memory area.
- All interrupts are assigned to secure interrupt controller.
- All memory map is fully secure through the IDAU/SAU, until the secure code enables the SAU and define regions for non-secure resources.
- The whole Flash memory is secure. The security area is defined by watermark user option bytes, for which production values are:
  - SECWMx_PSTRT = 0x00
  - SECWMx_PEND (x = 1,2) = 0x7F
- All SRAMs are secure.
- External memories: FSMC and OCTOSPIx banks are secure.
- For STM32U5, the backup SRAM is secure.
- All peripherals (except GPIOs) are non-secure.
- All GPIOs are secure.
- All DMA channels are non-secure.
- Backup registers are non-secure.

5.2 Memory and peripheral security access rules
Any transaction issued by the CPU is filtered first by the SAU, then by the secure gate implemented close to the peripheral target (Flash memory, SRAM, external memory or any secure peripheral).

The figure below describes the transaction filtering according to transaction security attribute.

Figure 5. Memory and peripheral data access rules summary

- Secure access, secure address
- Secure access, secure address
- Non-secure access, non-secure address
- Non-secure access, non-secure address

Notes:
1. An access blocked by SAU/IDAU results in secure fault.
2. Non-secure registers of peripherals are accessible by secure transactions as well.
3. Secure/non-secure through Flash/GTZC refers to security attribute through Flash secure watermark option bytes, Flash memory block-based registers, MPCWMx, MPCBB and TZSC_SECCFGRx registers.
The transactions carry their secure attributes. According to these attributes, the access is granted or not by the SAU, then by the Flash memory or the GTZC (for SRAMs, external memories and peripherals).

**Note:** For STM32L5 only, the non-secure information block is only accessible by non-secure transactions. The information block is a Flash memory region composed of option bytes, memory protection user configuration, system memory and OTP (one-time programmable) area. In particular, the OTP area, VREFINT and temperature sensor calibration values are only accessed by non-secure transactions. The secure application must then program an SAU region configuring this area as non-secure.

The access rules are listed below:

- Secure access to an address that is secure through SAU/IDAU and secure through Flash/GTZC: the access is allowed. See (1) in Figure 5.
- Secure access to an address that is secure through SAU/IDAU and non-secure through Flash/GTZC: the access is blocked. See (2) in Figure 5.
- Non-secure access to an address that is secure through SAU/IDAU: the access is blocked whatever the security attribute of the address through Flash/GTZC. A Cortex-M33 secure fault exception is triggered. See (3) in Figure 5.
- Secure access to an address that is non-secure through SAU/IDAU and secure through Flash/GTZC: the access is blocked. See (4) in Figure 5.
- Non-secure access to an address that is non-secure through SAU/IDAU and secure through Flash/GTZC: the access is blocked. See (5) in Figure 5.
- Non-secure access to an address that is non-secure through SAU/IDAU and non-secure through Flash/GTZC: the access is allowed. See (6) in Figure 5.
- Secure access to an address that is non-secure through SAU/IDAU and non-secure through Flash/GTZC: the access is allowed. See (7) in Figure 5.

When the access is blocked, the result is one of the following:

- RAZ/WI (read at zero/write ignore)
- RAZ/WI and illegal access event/interrupt
- Bus error

For example, a non-secure access to a secure Flash memory area is RAZ/WI and generates an illegal access event. An illegal access interrupt is generated if the illegal access interrupt is enabled by FLASHIE in GTZC_TZIC_IER2 for STM32L5 and GTZC_TZIC_IER4 for STM32U5.

For detailed information, refer to the document [1] or [2].

For an instruction fetch, the transaction output from SAU (secure or non-secure) depends on the target address independently of the CPU state.

### Table 7. Instruction fetch rules

<table>
<thead>
<tr>
<th>CPU state</th>
<th>Target memory address security attribute through IDAU/SAU</th>
<th>Transaction</th>
</tr>
</thead>
<tbody>
<tr>
<td>Secure or non-secure</td>
<td>Non-secure</td>
<td>Non-secure</td>
</tr>
<tr>
<td>Secure or non-secure</td>
<td>Non-secure callable</td>
<td>Secure</td>
</tr>
<tr>
<td>Secure or non-secure</td>
<td>Secure</td>
<td>Secure</td>
</tr>
</tbody>
</table>

For detailed information, refer to the document [1] or [2].
6 Boot and root secure services (RSS)

The RSS is embedded in the secure information block, part of the secure Flash memory area and is programmed during ST production. For more details, refer to the document [1] or [2].

The RSS enables for example the secure firmware installation (SFI) thanks to the RSS extension firmware (RSSe SFI). This feature allows the customers to protect the confidentiality of the firmware to be provisioned into the STM32 device, when the production is subcontracted to a non-trusted third party. Refer to the application note Overview secure firmware install (SFI) (AN4992) for more details.

The boot memory address is programmed through the SECBOOTADD0[24:0] option bytes. However, the allowed address space depends on the readout protection (RDP) level of the Flash memory. If the programmed boot memory address is out of the allowed memory mapped area when RDP level is 0.5 or more, the default boot fetch address is forced in secure system Flash memory.

Table 8. Boot space versus RDP protection

<table>
<thead>
<tr>
<th>RDP level</th>
<th>Boot address</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Any boot address</td>
</tr>
<tr>
<td>0.5</td>
<td>Only RSS or secure Flash memory</td>
</tr>
<tr>
<td>1</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td></td>
</tr>
</tbody>
</table>

When TrustZone is enabled by setting the TZEN option bit, the boot space must be in a secure area. SECBOOTADD0[24:0] option bytes are used to select the boot secure memory address. To increase the security and establish a root of trust (RoT), a unique boot entry option must be selected regardless the other boot options. This is done by setting the BOOT_LOCK option bit in the FLASH_SECBOOTADD0R register. This bit must only be set by a secure access.

Caution: For STM32L5, the BOOT_LOCK option bit, once set, cannot be cleared. The unique boot entry address is the address programmed in SECBOOTADD0[24:0] option bytes. For STM32U5, BOOT_LOCK can be cleared in RDP level 0.
7 Readout protection (RDP) when TrustZone enabled

When TrustZone is enabled (TZEN = 1), the four RDP levels, from no protection (level 0) to maximum protection with no debug (level 2), are detailed in the table below.

<table>
<thead>
<tr>
<th>RDP byte value</th>
<th>RDP level</th>
</tr>
</thead>
<tbody>
<tr>
<td>0xAA</td>
<td>0</td>
</tr>
<tr>
<td>0x55</td>
<td>0.5</td>
</tr>
<tr>
<td>Any value except 0x55, 0xAA, or 0xCC</td>
<td>1</td>
</tr>
<tr>
<td>0xCC</td>
<td>2</td>
</tr>
</tbody>
</table>

7.1 RDP level 1

In RDP level 1, the Flash main memory, the backup registers, the backup RAM (STM32U5 only), OTFDEC region (when available), ICACHE, DCACHE, and SRAMs cannot be accessed. An intrusion is detected in case of debug access when the CPU is in secure state.

When the CPU is in non-secure state, connections to the target through JTAG/SWD and RDP regression are possible. Any debug access other than halting the CPU is considered as an intrusion.

The RDP regression must be done in one of the following ways:

- through bootloader: the boot must be done from the RSS. 
  *Note: With a boot from RSS, it is possible to do regression through JTAG/SWD as well.*
- through JTAG/SWD, with a boot from the user Flash memory: The CPU must be in non-secure state to be able to connect to the target.

Before programming the RDP level 1, the user must ensure that the secure application calls the non-secure application (possible connection to the target), and that the regression from RDP level 1 is possible.

**Caution:** If there is no non-secure code, the CPU always remains in the secure state and the RDP regression cannot be done through JTAG/SWD with a boot from the user Flash memory. In this case, the only way to do regression is through JTAG/SWD/bootloader with a boot from RSS. For more details, refer to the 'Boot configuration' section of the document [1] or [2]. In STM32U5, the RDP level 1 regression can be protected by OEM1 and OEM2 keys that have been provisioned at lower RDP levels (refer to document [2] for more details).

The ST boards for STM32L5/U5 (Nucleo, Evaluation and Discovery kit) come with the integrated ST-LINK that can be used as power supply and for debug at the same time. Due to the mass storage interface of the ST-LINK that requires the target identification at ST-LINK startup (SWD connection), a debug intrusion is detected every time the ST-LINK USB cable is plugged. The user application is never executed and the CPU remains always in LOCKUP state and no code execution is possible in case of an intrusion. The target cannot then be connected.

The following solutions must be used to maintain the user application execution and to connect to the target through JTAG/SWD:

- Use the ST-LINK for debug only: Another supply source must be used. To execute the user application, a power off/on must be applied while the ST-LINK USB cable is already plugged.
- Disable the mass storage interface of the ST-LINK, by changing the firmware type through the STLinkUpgrade application, as shown in Figure 6.

**Note:** The ability to disable the mass storage has only been implemented in ST-Link/V2.
7.2 RDP level 0.5

In RDP level 0.5, the secure Flash memory, the secure backup registers, the backup RAM (STM32U5 only), OTFDEC region (when available), ICACHE, DCACHE, and SRAMs area cannot be accessed. The non-secure Flash memory, the non-secure backup registers and the non-secure SRAMs area remain accessible. When the CPU is in secure state, it is not possible to connect to the target through JTAG/SWD. When the CPU is in non-secure state, connection to the target through JTAG/SWD and RDP regression are possible.

**Note:** In STM32U5, at RDP level 0.5, it is not possible to request RDP level 0. An RDP increase to level 1 followed by a RDP regression to level 0 is required.

The RDP regression is done in one of the following ways:

- through bootloader: the boot must be done from the RSS.
  
  **Note:** With a boot from RSS, it is possible to do regression through JTAG/SWD as well.

- through JTAG/SWD, with a boot from the user Flash memory: In order to be able to connect to the target, the CPU must be in non-secure state because the secure debug is forbidden in RDP level 0.5. It is then possible to connect to the target only when the CPU is in non-secure state.

Before programming the RDP level 0.5, the user must always ensure that the secure application calls the non-secure application (possible connection to the target), and that the regression from RDP level 0.5 is possible.

**Caution:** If there is no non-secure code, the CPU always remains in the secure state and the RDP regression cannot be done through JTAG/SWD with a boot from the user Flash memory. In this case, the only way to do regression is through JTAG/SWD/bootloader with a boot from RSS. For more details, refer to the ‘Boot configuration’ section of the document [1] or [2].

For more details about the different readout protection levels and the access status versus protection level and execution mode when TZEN = 1, refer to the document [1] or [2].

**Note:** In RDP level 1 and 0.5, when the STM32CubeProgrammer is used, the connection to the target must be done in "Hot plug" mode, in order to keep the user application executing during the connection to the target and to avoid a connection when the CPU is in reset state (means CPU secure).

**Caution:** It is not possible to do RDP regression when the following conditions are met:

- **BOOT_LOCK option bit is set.**
- **SECBOOTADD0[24:0] is an address in the secure user Flash memory.**
- There is no non-secure code. The CPU is always in secure state and it is not possible to program the non-secure Flash memory in RDP level 0.5.
7.3 RDP level 2

When the RDP level 2 is set, the protection level 1 is guaranteed. The boot from SRAM (boot RAM mode) and the boot from system memory (bootloader mode) are no longer available. Only boot from main Flash memory or RSS are possible.

When booting from main Flash memory or RSS, all operations are allowed on the main Flash memory. Read, erase and program accesses to Flash memory and SRAMs from user code are allowed.

For STM32U5 only, unless an OEM2 key has been provisioned, the following features are applicable:

- Option bytes cannot be programmed nor erased except the SWAP_BANK option bit.
- The RDP level 2 cannot be removed (irreversible operation).
- All debug features are disabled. Debug is also disabled under reset.
- JTAG and SWD are definitively disabled. The regression is possible using the JTAG/SWD under reset mode.

Note: In STM32U5, if an OEM2 key has been provided under lower RDP protection, JTAG and SWD remain enabled under reset only to interface with DBGMCU_SR, DBGMCU_DBG_AUTH_HOST and DBGMCU_DBG_AUTHDEVICE registers, to obtain the device identification and to provide this OEM2 key to request RDP regression.

7.4 RDP transitions with OEM keys (STM32U5 only)

The figure below shows the RDP level transition scheme when TrustZone is enabled (TZEN = 1).

![RDP level transition scheme when TrustZone is enabled](image-url)
Two 64-bit keys (OEM1KEY and OEM2KEY) can be defined to lock the RDP regression (available with or without TrustZone):

- OEM1KEY can be modified:
  - in RDP level 0
  - in RDP level 0.5 or level 1 if OEM1LOCK bit is cleared
- OEM2KEY can be modified:
  - in RDP level 0 or level 0.5
  - in RDP level 1 if OEM2LOCK bit is cleared

To perform a regression, shift OEMxKEY[31:0] then OEMxKEY[63:32] through JTAG or SWD in the DBGMCU_DBG_AUTH_HOST register. If key matched OEM2KEY, the RDP2 regression is launched by hardware.

Refer to Section 10 and document [2] for more details.
8 Security features available only when TrustZone is enabled

The following features are available only when TrustZone is enabled:

- GTZC secure watermark protection
- HDP (hide protection) option bytes
- Flash memory block-based secure protection
- RDP level 0.5
- RSS and SFI
- BOOT_LOCK
- Secure interrupts
- GTZC secure protection
TrustZone deactivation

As mentioned in Section 2.1, the TrustZone is disabled by default in all STM32L5/U5 devices. The TrustZone is activated by setting the TZEN option bit.

The TrustZone deactivation must be done in parallel to an RDP regression (see Section 7.2). This assumes that the system is already in RDP level 1 or RDP level 0.5 (regression from level 0.5 is applicable only to STM32L5). See Section 7.1 and Section 7.2 for the associated recommendations to take into account.

After the TrustZone deactivation, all features mentioned in Section 8 are no longer available and all secure registers are RAZ/WI. The GTZC can still be used to configure the privilege access.

Following a regression from TZEN = 1 to TZEN = 0, the sample is virgin, corresponding to the production state.

Note: For STM32L5 only, if the BOOT_LOCK option bit is set, it cannot be cleared. After clearing TZEN and setting it again, the BOOT_LOCK remains set and the unique boot entry address is the address programmed in SECBOOTADD[24:0] option bytes.

9.1 TrustZone/RDP deactivation demonstration using the STM32CubeProgrammer

9.1.1 TZEN/RDP regression with a boot from user Flash memory

The following sequence is needed to perform a TZEN and RDP regression with a boot from user Flash memory.

1. Make sure that secure and non-secure applications are well loaded and executed.
2. Set RDP to level 1 (or level 0.5 for STM32L5) through STM32CubeProgrammer (intrusion occurs). Then only 'Hot Plug' connection is possible.

3. Choose one of the following alternatives to recover from intrusion:
   a. Use a power supply different from ST-LINK (more details in Section 7.1) in order to be able to connect to the target.
   b. Remove the IDD jumper, then put it back in place to exit from intrusion.
4. Set RDP to level 0 (option byte value 0xAA) and uncheck the TZEN box, then click on Apply.

Figure 9. TZEN and RDP regression through SWD with boot from user Flash

If the TZEN and RDP regression with a boot from user Flash, was not successful due to the fact that the first step was not respected (secure application not calling a non-secure application), the only way to do a regression is with a boot from RSS as shown in the next section.

9.1.2 TZEN/RDP regression with a boot from RSS

This section explains how to change the boot on STM32L5/U5 ST boards.

The boot must be done from RSS by applying a high level on BOOT0 pin:

- On an evaluation board (STM32L552E-EV or STM32U575i-EV), a switch SW1 is provided to change the boot (see the document [4] or [5]).
- On a Discovery kit (STM32L562E-DK or B-U585I-IOT02A), a small rework must be done to change the boot from RSS (see the document [6] or [7]).
- On a Nucleo board (NUCLEO-L552ZE-Q or NUCLEO-U575ZI-Q), a connection between CN11 pin 5 (VDD) and pin 7 (PH3_BOOT0) must be done (see the document [8] or [9]).

The following sequence is recommended to boot from RSS:

1. Make sure the following actions are completed:
   a. nSWBOOT0 option byte is checked (BOOT0 taken from PH3/BOOT0 pin)
   b. High-level voltage is applied on PH3/BOOT0 pin.
   c. NSBOOTADD1 option byte is configured to 0x17F200 value at 0x0BF9 0000 address (RSS address).
   d. BOOT_LOCK option byte is unchecked (boot based on the pad/option bit configuration).
2. Set RDP to level 1 through STM32CubeProgrammer (Intrusion occurs). Then only 'Hot plug' connection is possible.
3. Recover from intrusion with one of the following alternatives:
   a. Remove the IDD jumper, then put it back in place to exit from intrusion.
   b. Use a power supply different from ST-LINK in order to be able to connect to the target.
4. Set RDP to level 0 (option byte value 0xAA) and uncheck the TZEN box. Then click on Apply.
The regression can be done through JTAG/SWD or bootloader as detailed below:

- Through JTAG/SWD, set RDP to level 0 (option byte value 0xAA) and uncheck the TZEN box, then click on Apply.
- Through bootloader, using one of the supported communication interfaces (USB in this example):
  - If RDP is set to level 0.5, set RDP level to level 0 (option byte value 0xAA) and uncheck the TZEN box, then click on Apply.

  Note: Regression from RDP level 0.5 to level 0 is possible only with STM32L5. For STM32U5, the RDP level must be first raised from level 0.5 to level 1, then revert from level 1 to level 0, in parallel with TZEN deactivation.

Figure 10. TZEN and RDP regression (level 0.5 to level 0) through bootloader

- If RDP is set to level 1, the RDP regression with the STM32CubeProgrammer graphical interface is shown in the figure below.

Figure 11. RDP regression (level 1 to level 0) through bootloader

If RDP is set to level 1 and the TZEN regression cannot be done using the STM32CubeProgrammer graphical interface, the STM32CubeProgrammer CLI (command line instructions) must be used, applying the following TZEN regression command:

```bash
> STM32_Programmer_CLI.exe -c port=USB1 -tzenreg
```

STM32CubeProgrammer v2.8.0

USB speed   : Full Speed (12MBit/s)
Manuf. ID    : STMicroelectronics
Product ID   : DFU in FS Mode
SN           : 207E31953536
FW version   : 0x011a
Device ID    : 0x0482

Warning: Device is under Read Out Protection
Disabling TrustZone...
Disabling TrustZone successfully
TZEN/RDP regression when RDP level 1 is locked by an OEM1 Key

This feature is available in STM32U5 Series only. The OEM1 RDP lock mechanism is active when the OEM1LOCK bit is set. It blocks the RDP level 1 to RDP level 0 regression.

Locking the RDP level 1 with an OEM1 key can be done with the following CLI command in an example where OEM1 LSB key [31:0] = 0xABCDEFAB and OEM1 MSB key [63:32] = 0x12345678.

```bash
>STM32_Programmer_CLI.exe -c port=swd mode=hotplug -lockRDP1 0xABCDEFAB 0x12345678
```

STM32CubeProgrammer v2.8.0

Lock RDP1 password successfully done

To raise the RDP level to 1, the following CLI can be applied.

```bash
>STM32_Programmer_CLI.exe -c port=swd mode=hotplug -ob rdp=0xDC
```

STM32CubeProgrammer v2.8.0

Option Bytes successfully programmed

As explained in Section 2.1, TZEN deactivation must be done in parallel with RDP level 1. The OEM1 key must be provided to unlock the RDP level 1 regression. The following STM32CubeProgrammer CLI can be applied for TZEN + RDP level 1 to level 0 regressions with OEM1 key.

```bash
>STM32_Programmer_CLI.exe -c port=swd mode=UR -unlockRDP1 0xABCDEFAB 0x12345678 -ob RDP=0xAA TZEN=0
```

STM32CubeProgrammer v2.8.0

Unlock RDP1 password successfully done
Option Bytes successfully programmed
10 Demonstration of RDP transitions using OEM keys (STM32U5 only)

In order to reach the best protection level, it is recommended to activate TrustZone and to set the RDP level 2 with password authentication regression enabled.

The RDP protects the Flash main memory, the option bytes, the backup registers, the backup RAM (STM32U5 only), OTFDEC region (when available), ICACHE, DCACHE, and SRAMs. Two 64-bit keys (OEM1KEY and OEM2KEY) can be defined in order to lock the RDP regression. When TrustZone is activated, the CPU is split into secure and non-secure zones, with a set of protections described in previous sections.

This section demonstrates how to practice the RDP level transitions using the STM32CubeProgrammer CLI when OEM1KEY and OEM2KEY are provisioned to unlock RDP regressions.

Note: For more details on RDP transitions with OEMxKEY, refer to the document [2].

In this example, when the CPU is secure, the RDP regression is done through the RSS. This can be performed by connecting the PH3_BOOT0 PIN to VDD on the board. The table below summarizes the transition sequences detailed in sections linked in the first column (when the CPU is non-secure, all these steps are applicable except the transition to/from level 0.5).

Table 10. Demonstration steps for RDP transitions using OEMxKEYs

<table>
<thead>
<tr>
<th>Step number and title</th>
<th>Description</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>Step 1 - Provision OEM1KEY</td>
<td>Provision OEM1Key to unlock RDP1 to RDP0 regression (OEM1KEY=0x11ABCDEF 0x12ABCDEF).</td>
<td></td>
</tr>
<tr>
<td>Step 2 - Provision OEM2KEY</td>
<td>Provision OEM2Key (OEM2KEY=0x21ABCDEF 0x22ABCDEF):</td>
<td></td>
</tr>
<tr>
<td></td>
<td>• to authorize RDP2 to RDP1 regression</td>
<td></td>
</tr>
<tr>
<td></td>
<td>• to unlock RDP1 to RDP0.5 regression</td>
<td></td>
</tr>
<tr>
<td>Step 3 - Check if OEMxKEYs are provisioned</td>
<td>OEM1LOCK and OEM2LOCK bits set to 1.</td>
<td>If OEMxKEYs are not well provisioned, the user must repeat the failed step 1 or step 2, and recheck again</td>
</tr>
<tr>
<td>Step 4 - Set option byte TZEN = 1</td>
<td>Set the CPU as secure.</td>
<td>TrustZone enabled</td>
</tr>
<tr>
<td>Step 5 - Set RDP level 2</td>
<td>Rise RDP to level 2 (-ob rdp=0xCC).</td>
<td></td>
</tr>
<tr>
<td></td>
<td>This shows that, when OEM2KEY is provisioned, the regression from RDP level 2 to level 1 is authorized.</td>
<td></td>
</tr>
<tr>
<td>Step 6 - Unlock RDP level 2 with OEM2Key</td>
<td>Authorize RDP level 2 to level 1 regression.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>The correct OEM2KEY must be provided.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>• Under-reset (UR) mode is required.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>• Boot from RSS mode is required when TZEN = 1.</td>
<td></td>
</tr>
<tr>
<td>Step 7 - Set RDP to level 1</td>
<td>Regression of RDP to level 1 is now possible (unlocked by Step 6).</td>
<td>If not successful, it means that RDP level 2 to level 1 regression is not unlocked with the correct OEM2KEY.</td>
</tr>
<tr>
<td>Step 8 - Unlock RDP level 1 with OEM2 key</td>
<td>Enable the RDP level 1 to level 0.5 regression.</td>
<td>Be sure that, in the CLI, the option -unlockrdp1 is used with OEM2KEY=0x21ABCDEF 0x22ABCDEF.</td>
</tr>
<tr>
<td>Step 9 - Set RDP level 0.5</td>
<td>RDP level 1 to level 0.5 regression is now possible as OEM2Key is provided in Step 8.</td>
<td></td>
</tr>
<tr>
<td>Section 10.10</td>
<td>Step 10 - Rise RDP from level 0.5 to level 1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>As an RDP level 0.5 to level 0 regression is not possible, the user must first rise the RDP to level 1.</td>
<td></td>
</tr>
<tr>
<td>Section 10.11</td>
<td>Step 11 - Unlock RDP level 1 with OEM1Key</td>
<td></td>
</tr>
<tr>
<td></td>
<td>The correct OEM1KEY must be provided.</td>
<td></td>
</tr>
<tr>
<td>Step 12 - Set RDP level 0 and reset TZEN = 0</td>
<td>TZEN + RDP level 1 to level 0 regression</td>
<td></td>
</tr>
</tbody>
</table>
10.1 Step 1 - Provision OEM1KEY
Provision OEM1KEY (0x11ABCDEF 0x12ABCDEF) in order to lock RDP level 1 to level 0 regression. Use the following command line:

```shell
> STM32_Programmer_CLI.exe -c port=swd mode=hotplug -lockrdpl 0x11ABCDEF 0x12ABCDEF
```

Device name : STM32U575/STM32U585
Flash size  : 2 MBytes
Device type : MCU
Device CPU  : Cortex-M33
BL Version  : 0x30
Debug in Low Power mode enabled
Lock RDP1 password successfully done

10.2 Step 2 - Provision OEM2KEY
Provision OEM2KEY (0x21ABCDEF 0x22ABCDEF) in order to authorize RDP level 2 to level 1 regression, or to lock RDP level 1 to level 0.5 regression. Use the following command line:

```shell
> STM32_Programmer_CLI.exe -c port=swd mode=hotplug -lockrdp2 0x21ABCDEF 0x22ABCDEF
```

Device name : STM32U575/STM32U585
Flash size  : 2 MBytes
Device type : MCU
Device CPU  : Cortex-M33
BL Version  : 0x20
Debug in Low Power mode enabled
Lock RDP2 password successfully done

10.3 Step 3 - Check if OEMxKEYs are provisioned
Check that OEM2LOCK and OEM1LOCK bits in the FLASH_NSSR register are set to be sure that OEM1KEY/ OEM2KEY are provisioned and locked. Use the following command line:

```shell
> STM32_Programmer_CLI.exe -c port=swd mode=hotplug -r32 0x40022020 4
```

Reading 32-bit memory content:

<table>
<thead>
<tr>
<th>Size</th>
<th>Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>4</td>
<td>0x40022020</td>
</tr>
</tbody>
</table>

0x40022020 : 000C0000   --> FLASH_NSSR[19:18]=11

Using the GUI check the memory content at address 0x40022020 or the FLASH_NSSR register.

10.4 Step 4 - Set option byte TZEN = 1
Program the TZEN option byte using the following command to enable the TrustZone.

```shell
> STM32_Programmer_CLI.exe -c port=swd mode=hotplug -ob TZEN=1
```

UPLOADING OPTION BYTES DATA ...

<table>
<thead>
<tr>
<th>Bank</th>
<th>Address</th>
<th>Size</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>0x50022040</td>
<td>32 Bytes</td>
</tr>
<tr>
<td>0x01</td>
<td>0x50022060</td>
<td>8 Bytes</td>
</tr>
<tr>
<td>0x02</td>
<td>0x50022068</td>
<td>8 Bytes</td>
</tr>
</tbody>
</table>

OPTION BYTE PROGRAMMING VERIFICATION:

Option Bytes successfully programmed
10.5 Step 5 - Set RDP level 2

Rise RDP to level 2 by setting the option bytes (-ob rdp=0xCC) with the following command:

```
>STM32_Programmer_CLI.exe -c port=swd mode=hotplug -ob rdp=0xCC
```

```
UPLOADING OPTION BYTES DATA ...
Bank : 0x00
Address : 0x50022040
Size  : 32 Bytes

Bank : 0x01
Address : 0x50022060
Size  : 8 Bytes

Bank : 0x02
Address : 0x50022068
Size  : 8 Bytes

PROGRAMMING OPTION BYTES AREA ...
Bank : 0x00
Address : 0x50022040
Size  : 32 Bytes

```

Error: failed to reconnect after reset!

Error: Uploading Option Bytes bank: 0 failed
Error: Reloading Option Bytes Data failed --> Not possible to reconnect as RDP2

10.6 Step 6 - Unlock RDP level 2 with OEM2Key

Provide OEM2KEY to authorize the transition from RDP level 2 to the RDP level 1.

*Note:* The under-reset mode (UR) is recommended.

Use the following command:

```
>STM32_Programmer_CLI.exe -c port=swd mode=UR -unlockrdp2 0x21ABCDEF 0x22ABCDEF
```

```
STM32CubeProgrammer v2.8.0
ST-LINK SN : 0028003D3038510234333935
ST-LINK FW  : V3J8M3
Board       : NUCLEO-U575ZE
Voltage     : 3.31V
Unlock RDP2 password successfully done!
Error: Cannot connect to access port 0
If you are trying to connect to a device with TrustZone enabled please try to connect with HotPlug mode
```
If some issues occur:

- Check that the system boots from the RSS and that PH3-BOOT0 PIN of the board is connected to VDD.
- Check that DBGMCU is accessible on RDP level 2 (DBGMCU_CR @0xE0044000) with the following command:

```bash
> STM32_Programmer_CLI.exe -c port=swd mode=hotplug -r32 0xE0044104 4
Reconnected with the recommended frequency (3300 kHz)!
Flash size : 2 MBytes
Device type : MCU
Device CPU : Cortex-M33
BL Version : 0x20
Debug in Low Power mode enabled
Reading 32-bit memory content
  Size : 4 Bytes
  Address: 0xE0044104
0xE0044104 : 292D8E4A
```

If DBGMCU is not accessible, it means that OEM2KEY was not provisioned.

### 10.7 Step 7 - Set RDP to level 1

Launch the RDP level 2 to level 1 regression (unlocked by OEM2KEY in Step 6) with the following command:

```bash
> STM32_Programmer_CLI.exe -c port=swd mode=hotplug -ob rdp=0xDC
```

... UPLOADING OPTION BYTES DATA ...

<table>
<thead>
<tr>
<th>Bank</th>
<th>Address</th>
<th>Size</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>0x40022040</td>
<td>32 Bytes</td>
</tr>
<tr>
<td>0x01</td>
<td>0x40022060</td>
<td>8 Bytes</td>
</tr>
<tr>
<td>0x02</td>
<td>0x40022068</td>
<td>8 Bytes</td>
</tr>
</tbody>
</table>

OPTION BYTE PROGRAMMING VERIFICATION:

Option Bytes successfully programmed
**Step 8 - Unlock RDP level 1 with OEM2 key**

OEM2KEY is provisioned to authorize RDP level 2 to RDP level 1, and RDP level 1 to RDP level 0.5 regressions. For the second one, the RDP level 1 must be unlocked with OEM2KEY (0x21ABCDEF 0x22ABCDEF), using the following command:

```
> STM32_Programmer_CLI.exe -c port=swd mode=hotplug -unlockrdp1 0x21ABCDEF 0x22ABCDEF
```

---

**Step 9 - Set RDP level 0.5**

Launch the RDP level 1 to level 0.5 regression (unlocked by OEM2KEY in Step 8) with the following command:

```
>STM32_Programmer_CLI.exe -c port=swd mode=hotplug -ob rdp=0x55
```

---

**Step 10 - Rise RDP from level 0.5 to level 1**

Rise RDP to level 1 to be able to reach RDP level 0 in next step (no RDP level 0.5 to level 0 authorized), with the following command:

```
> STM32_Programmer_CLI.exe -c port=swd mode=hotplug -ob rdp=0xDC
```

---
**Step 11 - Unlock RDP level 1 with OEM1Key**

The correct OEM1KEY must be provided, otherwise no regression is possible. The following command unlocks the RDP level 1:

```bash
> STM32_Programmer_CLI.exe -c port=swd mode=hotplug -unlockrdp1 0x11ABCDEF 0x12ABCDEF
```

Reconnected with the recommended frequency (3300 kHz)!

Device name: STM32U575/STM32U585
Flash size: 2 MBytes
Device type: MCU
Device CPU: Cortex-M33
BL Version: 0xf0
Debug in Low Power mode enabled

Unlock RDP1 password successfully done

---

**Step 12 - Set RDP level 0 and reset TZEN = 0**

When TrustZone is enabled, the deactivation of TZEN option byte must be done simultaneously with RDP level 1 to level 0 regression. Use the following commands:

```bash
> STM32_Programmer_CLI.exe -c port=swd mode=hotplug -ob rdp=0xAA tzen=0
```

UPLOADING OPTION BYTES DATA ...

Bank: 0x00
Address: 0x40022040
Size: 32 Bytes

Traffic: 100%

Bank: 0x01
Address: 0x40022068
Size: 8 Bytes

Traffic: 100%

OPTION BYTE PROGRAMMING VERIFICATION:

Option Bytes successfully programmed

---

**Note:** When TrustZone is disabled, the command is the following:

```bash
STM32_Programmer_CLI.exe -c port=swd mode=hotplug -ob rdp=0xAA
```

---

**Clear OEMxKEYs**

Clear OEM1Key and/or OEM2KEY by writing `0xFFFFFFFF 0xFFFFFFFF` in both OEM1KEY and OEM2KEY Flash memory option bytes.

The OEM1_LOCK and/or OEM2_LOCK bits in FLASH_NSSR [19:18] are consequently cleared. They can be checked as described in Section 10.3 (FLASH_NSSR [19:18] = 00).

**Caution:** When OEM2KEY is cleared or not provisioned at all, RDP level 2 to level 1 regression is not possible. When OEM1 and OEM2 keys are initially provisioned with keys as in Step 1 (Section 10.1) and Step 2 (Section 10.2):
- The OEM1key can be cleared at RDP level 0.
- The OEM2Key can be cleared at RDP level 1, level 0.5, or level 0.

**Clear OEM1KEY**

Use the following command in the STM32CubeProgrammer CLI interface:

```bash
> STM32_Programmer_CLI.exe -c port=swd mode=hotplug -lockrdp1 0xFFFFFFFF 0xFFFFFFFF
```

Device name: STM32U575/STM32U585
Flash size: 2 MBytes
Device type: MCU
Device CPU: Cortex-M33
BL Version: 0x30
Debug in Low Power mode enabled

Lock RDP1 password successfully done

---
Clear OEM2KEY

Use the following command:

```
> STM32_Programmer_CLI.exe -c port=swd mode=hotplug -lockrdp2 0xFFFFFFFF 0xFFFFFFFF
Device name : STM32U575/STM32U585
Flash size  : 2 MBytes
Device type : MCU
Device CPU  : Cortex-M33
BL Version  : 0x30
Debug in Low Power mode enabled
Lock RDP2 password successfully done
```

The user can check that the OEM1LOCK and OEM2LOCK bits are cleared by reading the content of the FLASH_NSSR register as in Step3 (Section 10.3).
# Development recommendations using TrustZone

## 11 Development approaches

There are two developer approaches:

- **Single-developer approach:** The developer (customer) is in charge of developing secure and non-secure application. The user application can be protected by using RDP level 0 or RDP level 2.

  ![Figure 12. Single-developer approach](image)

- **Dual-developer approach:** The first developer (customer 1) is in charge to develop the secure application and its associated non-secure callable library (.lib/.h), and to provide a predefined linker file to the second developer (customer 2) who is in charge to develop the non-secure application. This secure application is then loaded in the STM32L5/U5 secure Flash memory and protected using RDP level 0.5 to prevent further access to the secure memory region of the device. The second developer (customer 2) then starts his development on a preprogrammed STM32L5/U5 using a linker file and the non-secure callable library provided by customer 1.

  When the RDP level is set to level 0.5, the customer 1 who provisions the secure Flash memory part, must also think about the way to enable the JTAG/SWD for the non-secure side (for customer 2) after booting in the secure side. For this reason, the customer 1 must implement a switch function that handovers to the non-secure Flash memory, to allow the customer 2 to develop the non-secure part, and then may be to lock the device to RDP level 1 or level 2.

  ![Figure 13. Dual-developer approach](image)

For more details, refer to sections 'Product life-cycle' and 'Software intellectual property protection and collaborative development' in the document [1] or [2].
11.2 Using non-secure peripherals

When a peripheral is allocated to the non-secure world, both secure and non-secure applications can access the peripheral registers.

In the non-secure world, TrustZone for Armv8-M considerations are totally transparent for the developer. On the secure-world side, the application must ensure that all system resources required by the peripheral are preconfigured, or available to the non-secure world (such as GPIO, NVIC or DMA).

11.3 Using secure peripherals

When a peripheral is allocated to the secure world, only secure register accesses are granted. Interrupt handling must be managed in the secure world only. Two different software development approaches can be adopted depending on the software interaction requirements between secure and non-secure projects to use this peripheral.

When working with peripherals that do not require specific interaction with the non-secure world, the secure world drives them as a standard peripheral without any specific considerations.

If interactions between non-secure and secure worlds are required to drive the secure peripherals, the secure application must provide non-secure callable APIs and callbacks to the non-secure world.
Conclusion

The Arm TrustZone technology partitions hardware into secure and non-secure worlds. Through the IDAU that defines fixed memory-map security attribution with the user configurable SAU and other features (in Flash memory and GTZC), all of STM32 MCU resources are configurable in both secure and non-secure worlds, including the memory map, the Flash memory, SRAM, external memories, peripherals and peripheral interrupts.
## Revision history

### Table 11. Document revision history

<table>
<thead>
<tr>
<th>Date</th>
<th>Version</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>11-Oct-2019</td>
<td>1</td>
<td>Initial release.</td>
</tr>
<tr>
<td>14-Oct-2019</td>
<td>2</td>
<td>Updated Figure 6. Memory and peripheral data access rules summary.</td>
</tr>
<tr>
<td>10-Feb-2020</td>
<td>3</td>
<td>Updated:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Introduction</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Section 2.1 Overview</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Section 2.2 Security states</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Section 3.1 Activation of STM32L5 Series TrustZone</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Section 3.3 SAU and IDAU</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Figure 3. Address security attribution</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Section 3.3.1 STM32L5 Series IDAU and memory aliasing</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Table 1. IDAU memory map address security attribution on STM32L5 Series</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Section 3.3.2 STM32L5 Series SAU</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Section 4 Security configurations on STM32L5 Series devices</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Section 4.1 Security configuration of the Flash memory</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Section 4.1.1 Secure watermark of the Flash memory</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Section 4.1.2 Flash memory block based</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Section 5.1 Default security status</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Section 5.2 Memory and peripheral security access rules</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Figure 6. Memory and peripheral data access rules summary</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Section 6 Boot and root secure services (RSS)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Section 7.1 RDP level 1 and Section 7.2 RDP level 0.5</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Section 8 Security features available only when TrustZone is enabled</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Section 9 TrustZone deactivation</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Section 10.1, Section 10.2 and Section 10.3</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Section 11 Conclusion</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Added:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Section 1.1 Reference documents</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Figure 5. Default Flash bank security state though the option bytes</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Table 4. Instruction fetch rules</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Section 10 Development recommendations using TrustZone</td>
</tr>
<tr>
<td>2-Mar-2020</td>
<td>4</td>
<td>Updated:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Section 7.1 RDP level 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Section 7.2 RDP level 0.5</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Added Section 9.1 TrustZone/RDP deactivation demonstration using the STM32CubeProgrammer.</td>
</tr>
<tr>
<td>28-Sep-2021</td>
<td>5</td>
<td>Updated:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Title and whole text to integrate the STM32U5 Series</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Reference documents in Section 1 General information</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Section 3.3.2 STM32L5 and STM32U5 SAU</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Section 4 Security configurations on STM32L5 and STM32U5 Series</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Section 7 Readout protection (RDP) when TrustZone enabled</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Section 8 Security features available only when TrustZone is enabled</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Section 9.1.2 TZEN/RDP regression with a boot from RSS</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Section 11.1 Development approaches</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Added:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Section 7.3 RDP level 2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Section 7.4 RDP transitions with OEM keys (STM32U5 only)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Section 9.1.3 TZEN/RDP regression when RDP level 1 is locked by an OEM1 Key</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Section 10 Demonstration of RDP transitions using OEM keys (STM32U5 only)</td>
</tr>
<tr>
<td>Date</td>
<td>Version</td>
<td>Changes</td>
</tr>
<tr>
<td>------------</td>
<td>---------</td>
<td>-----------------------</td>
</tr>
<tr>
<td>08-Apr-2022</td>
<td>6</td>
<td>Updated:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>- Various typo</td>
</tr>
</tbody>
</table>
List of tables

Table 1. Configuring security attributes with IDAU and SAU ............................................. 6
Table 2. IDAU memory map address security attribution on STM32L5 and STM32U5 .................. 6
Table 3. SAU memory map address security attribution on STM32L5 and STM32U5 .................. 7
Table 4. STM32CubeL5 and STM32CubeU5 default SAU regions ........................................ 8
Table 5. STM32CubeL5 memory security partitioning ................................................ 8
Table 6. STM32CubeU5 memory security partitioning ................................................ 9
Table 7. Instruction fetch rules ........................................................................ 13
Table 8. Boot space versus RDP protection ................................................................. 14
Table 9. RDP protection levels (when TrustZone enabled) ............................................. 15
Table 10. Demonstration steps for RDP transitions using OEMxKEYs .................................. 24
Table 11. Document revision history ........................................................................ 34
List of figures

Figure 1. Resource partition between secure and non-secure worlds ..................................... 3
Figure 2. STM32L5 and STM32U5 TrustZone implementation overview ..................................... 5
Figure 3. Default Flash memory state though the option bytes after setting TZEN ............................ 10
Figure 4. Default Flash bank security state defined by STM32Cube though the option bytes ............... 11
Figure 5. Memory and peripheral data access rules summary ..................................................... 12
Figure 6. Disabling the mass storage interface of the ST-LINK .................................................. 16
Figure 7. RDP level transition scheme when TrustZone is enabled ............................................. 17
Figure 8. Setting RDP to level 1 .......................................................................................... 20
Figure 9. TZEN and RDP regression through SWD with boot from user Flash .............................. 21
Figure 10. TZEN and RDP regression (level 0.5 to level 0) through bootloader ............................... 22
Figure 11. RDP regression (level 1 to level 0) through bootloader ................................................ 22
Figure 12. Single-developer approach .................................................................................... 31
Figure 13. Dual-developer approach ....................................................................................... 31