

Stellar SR6 P3E line—32-bit Arm® Cortex®-R52+ automotive integration MCU
4× Cortex®-R52+ cores, 19.5 MB xMemory, 1.8 MB RAM,
with embedded virtualization, safety, and security



FPBGA476
(21.3 × 21.3 mm)



FPBGA292
(17 × 17 mm)



Features

Highlights



- AEC-Q100 qualified
- SR6 integration MCUs:
 - Have superior real-time and safe performance (with highest AS/L-D capability)
 - Bring hardware-based virtualization technology to MCUs for simplified multiple software integrations at optimized performance
 - Have built-in no downtime OTA reprogramming capability (with built-in dual-image mechanism)
 - Offer high-speed security cryptographic services, for example for network authentication

Cores and accelerators

- 4 × 32-bit Cortex®-R52+ cores (2 in split-lock configuration):
 - Configurable as either 4 cores (2 of them in lockstep configuration) or 3 cores (all of them in lockstep configuration)
 - Arm® v8-R compliant
 - Single precision floating-point unit (FPU)
 - New privilege level for real-time virtualization
 - Up to 500 MHz
- 1 Cortex®-M4 multipurpose accelerator running at up to 200 MHz, in lockstep configuration
- 4 eDMA engines

Neural processing unit

- Neural ART Accelerator™ 11
- Energy efficient NPU capable of accelerating a wide range of neural network models

Memories

- xMemory: up to 19.5 MB extensible on-chip nonvolatile memory (NVM) depending on ordered part number:
 - PCM (phase-change memory) as nonvolatile memory
 - Up to 19 MB code NVM, with A/B swap OTA mechanism (up to 2× 9.5 MB)
 - 512 KB HSM-dedicated code NVM
- 384 KB data NVM (256 KB + 128 KB dedicated to HSM)
- Up to 1792 KB on-chip general-purpose SRAM

Product summary	
Part number	Package
SR6P3EC4	FPBGA292
SR6P3EC6	FPBGA476

Security: 2nd generation hardware security module

- Cybersecurity: ISO/SAE 21434 compliance (refer to the cybersecurity reference manual for details)
- On-chip high-performance security module with full support for e-safety vehicle intrusion protected applications (EVITA)
- Symmetric and asymmetric cryptography processor
- High-performance lock-stepped AES-light security subsystem for fast ASIL-D cryptographic services

Safety: comprehensive new-generation ASIL-D safety concept

- New state-of-the-art safety measures at all levels of the architecture for most efficient implementation of ISO 26262 ASIL-D functionalities
- Complete hardware virtualization architecture built on Cortex®-R52+ new privilege mode (best-in-class software isolation, real-time support for multiple virtual machines/applications)

Device standby/low-power modes

- Versatile low-power modes
- Ultra-low power: standby mode for lowest quiescent current with optimized active subsystem (for example standby RAM) and wake-up capability
- Smart low-power: smart power mode with Cortex®-M4 subsystem, extended communications interfaces, and ADC peripheral

Peripheral, I/O, and communication interfaces

- 8 LINFlexD modules
- 1 dual-channel FlexRay controller
- 10 queued serial peripheral interface (SPIQ) modules
- 2 microsecond channels (MSC)
- 2 I²C interfaces
- 2 SENT modules (10 channels each)
- 2 PSI5 modules (1 channel each)
- Enhanced analog-to-digital converter system with:
 - 12 separate 12-bit SAR analog converters (including one supervisor/safety ADC).
 - 4 separate 9-bit SAR analog converters (2 channels each) with fast comparator mode
 - 1× 9-bit SAR analog converter for device standby/low-power mode
 - 10 separate 16-bit sigma-delta analog converters with embedded DSP processor on each SDADC
 - Enhanced interconnection with GTM timer for autonomous ADC/GTM subsystem operation
- Advanced timed I/O capability:
 - Generic timer module (GTM4134)
 - High-resolution timer
- Communication interfaces:
 - One 10/100/1000 Mbit/s Ethernet controller compliant with IEEE 802.3-2008: IPv4 and IPv6 checksum modules, AVB, VLAN, and supporting 10BASE-T1S with OPEN Alliance 3-pin (OA3p) interface
 - 8 modular controller area network (MCAN) modules, supporting CAN classic and CAN FD®
 - 2 XS_CAN modules supporting CAN classic, CAN FD® and CAN XL®

1 Introduction

1.1 Document overview

This document provides a summary of the target specification and features of the SR6P3EC4 and SR6P3EC6 devices. For detailed information, refer to the device Datasheet and device Reference manual.

The SR6P3EC4 and SR6P3EC6 devices are based on Arm® cores. For information on the Arm®-Cortex®-R52 and Arm® Cortex®-M4 cores, refer to the technical reference manuals, available from the www.arm.com website.



Note: *Arm and Cortex are registered trademarks of Arm Limited (or its subsidiaries or affiliates) in the US and/or elsewhere.*

Note: *The Arm word and logo are registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All rights reserved.*

1.2 Description

Stellar integration MCUs are designed to meet the requirements of domain controllers and ECUs with high integration, as required in the architectures of connected, updatable, automated, and electrified cars. They have superior real-time and safe performance (with the highest ASIL-D capability). Bringing hardware-based virtualization technology to MCUs, they ease the development and integration of multiple-source software on the same hardware while maximizing the resulting software performance. They offer high-efficiency OTA reprogramming capability with fast new image download and activation. They also provide high-speed security cryptographic services, for instance for network authentication.

Table 1. SR6P3EC4 and SR6P3EC6 overview

Feature	SR6P3EC4 and SR6P3EC6				
Cortex®-R52+ cores (+ checker cores)	4 cores (+2 checkers), configurable as 3 cores (+3 checkers)				
Neon™ (with SIMD, dual precision floating point)	No				
Cache (instruction/data) per core in Kbyte	16/8				
Core memory protection unit (regions), several additional protection mechanisms in the architecture, for example: NOC firewalls	<table><tr><td>Hypervisor (EL2)</td><td>24</td></tr><tr><td>OS (EL1)</td><td>24</td></tr></table>	Hypervisor (EL2)	24	OS (EL1)	24
Hypervisor (EL2)	24				
OS (EL1)	24				
Code NVM	Overall including HSM in Mbytes				
	Cluster code NVM in Mbytes				
	HSM code NVM in Kbytes				
Data NVM in Kbytes					
RAM in Kbytes					
Hardware security module (HSM) - 2 nd generation					
AES-Light (cryptographic services)					
Arm® Cortex®-M4	Multipurpose accelerator in lockstep (DSPH)				
	Multi-purpose accelerator in lockstep (DME)				
eDMA engines (number of channels, more channels through muxes/channel)	Engine				
	Channel				
LIN and UART (LINFlexD)					
CAN_FD					
CAN_XL					
SPIQ (with LVDS channel)					
Microsecond channel (MSC)					

Feature		SR6P3EC4 and SR6P3EC6
SENT	Unit	2
	Channel/unit	10
I ² C		2
	Unit	2
PSI5	Channel/unit	1 channel
	FlexRay™ (dual channel)	1
10/100/1000 Mbit/s Ethernet IEEE 802.3-2008 compliant	Total	1
	With MII, RMII, RGMII, and 10BASE-T1S/ OA3pin	1
SIP/LFAST interprocessor bus		1
Generic timer modules GTM4134		Yes 5 MCS (multithreading cores), 40 channels, 120 KB RAM 5 TIM (8 channels each) 3 TOM (16 channels each) 6 ATOM (8 channels each) 4 TIO (8 channels each)
High-resolution timer		2 × 8 channels
12-bit SAR analog converters		12
16-bit sigma-delta analog converters (units with DSPL)		10
9-bit SAR analog comparators		4 units (2 channels each)
Octo-SPI (support HyperBus™ memory devices)		No
Debug port	Main debug port (JTAG+SWD)	Yes
	Secondary debug port (SWD)	Yes
High-speed off-chip trace lane (multi Gbit/s, Aurora™ protocol)		1
Maximum temperature (target)	Junction temperature	150°C
Packages	FPBGA516	—
	FPBGA476	X
	FPBGA348	—
	FPBGA292	X


1.3

Block diagram

The figure below shows the top-level block diagram.



Figure 1. Block diagram



1. 10 Mbit/s Ethernet sharing the same link as 1 G-100 Mbit/s Ethernet.

2 Ordering information

Table 2. Ordering information scheme

Example:

SR6	P3E	C6	XM	XXXX	0	R
-----	-----	----	----	------	---	---

Device family

SR6: "Stellar" SR6 family

Serie / line

P3E: SR6 P series, P3E line

Package

C4: FPBGA292

C6: FPBGA476

Memory size

XM: xMemory configuration, extensible from 10 MB to 19.5 MB

92: 10 MB fixed memory configuration

96: 14 MB fixed memory configuration

Device options

C5FX: default:

Others: reserved

Reserved

Packing

Y: Tray

R: Tape and reel (pin 1 top right)

Revision history

Table 3. Document revision history

Date	Version	Changes
20-Jan-2025	1	Initial release.
21-Jan-2025	2	<ul style="list-style-type: none">Peripheral, I/O, and communication interfaces: added "1 dual-channel FlexRay controller" and "Enhanced interconnection with GTM time..."
15-Jan-2026	3	<ul style="list-style-type: none">In the whole document,<ul style="list-style-type: none">removed the SR6P3EC5 part number and the associated package FPBGA348: document titles, package silhouette, product summary, Table 1. SR6P3EC4 and SR6P3EC6 overviewminor editorial changeschanged classification level to "public"Highlights: updatedCores and accelerators: updated section titleMemories: updatedPeripheral, I/O, and communication interfaces: updatedTable 1. SR6P3EC4 and SR6P3EC6 overview: updatedFigure 1. Block diagram: updatedTable 2. Ordering information scheme: addedGlossary updated

Glossary

ADC Analog-to-digital converter

AEC Automotive Electronics Council. Also known as CDF-AEC for Chrysler-Delco-Ford Automotive Electronics Council. Shortened to AEC.

AES Advanced encryption standard. Cryptographic algorithm.

ASIL Automotive safety integrity level - a risk classification system defined by the ISO 26262 standard for the functional safety of road vehicles; there are four ASILs identified by ISO 26262 — A, B, C, and D, from the lowest to the highest degree of automotive hazard

ATOM ARU-connected timer output module

CAN Controller area network

CAN FD[®] Controller area network flexible data rate

CAN XL[®] Controller area network extra long

CPU Central processing unit

CRC Cyclic redundancy check

DCF Device configuration format

DMA Direct memory access

DSP Digital signal processing

eDMA Enhanced direct memory access

EMC Electromagnetic compatibility

EVITA e-safety vehicle intrusion protected applications

FCCU Fault collection and control unit

FPBGA Fine-pitch-ball-grid-array

FPU Floating-point unit

GB Gigabyte

GPIO General-purpose input/output

GTM Generic timer module

HSM Hardware security module

I/O Input/output

IEC International Electrotechnical Commission

IEEE Institute of Electrical and Electronics Engineers

IPv4 Internet protocol version 4

IPv6 Internet protocol version 6

ISO International Organization for Standardization

I²C Inter-integrated circuit

JTAG Joint Test Action Group

KB Kilobyte

LIN Local interconnect network

LVDS Low-voltage differential signaling

M_TTCAN Time-triggered controller area network

MB Megabyte

MCAN Modular controller area network

MCS Multichannel sequencer

MCU Microcontroller unit

MII Media-independent interface

NoC Network-on-chip

NPU Neural processing unit

NVM Nonvolatile memory - a memory that retains its contents even when powered down, such as flash memory or EEPROM

OA3p OPEN Alliance 3-pin (interface)

OS Operating system

OSR Oversampling ratio

XS_CAN Controller area network extra small

OTA Over the air

PHY Physical layer

PLL Phase-locked loop

PSI5 Peripheral sensor interface (PSI5). An interface for automotive sensor applications.

RAM Random access memory

RGMII Reduced gigabit media-independent interface

RMII Reduced media-independent interface

SAR Successive approximation register

SDADC Sigma-delta analog-to-digital converter

SENT Single-edge nibble transmission for automotive applications

SIMD Single-instruction multiple data

SICI Serial interprocessor interface

SPI Serial peripheral interface

SPIQ Queued serial peripheral interface

SRAM Static random-access memory

SRC Sample rate converter

ST STMicroelectronics

SWD Serial wire debug

TIM Timer input module

TIO Timer input/output module

TOM Timer output module

UART Universal asynchronous receiver/transmitter

VLAN Virtual local area network

xMemory Extensible embedded nonvolatile memory

IMPORTANT NOTICE – READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice.

In the event of any conflict between the provisions of this document and the provisions of any contractual arrangement in force between the purchasers and ST, the provisions of such contractual arrangement shall prevail.

The purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

The purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of the purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

If the purchasers identify an ST product that meets their functional and performance requirements but that is not designated for the purchasers' market segment, the purchasers shall contact ST for more information.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2026 STMicroelectronics – All rights reserved