SR6 P7 line of Stellar integration MCUs — 32-bit Arm® Cortex®-R52, Cortex®-M4 automotive MCU 6x cores, HW virtualization, 20 MB NVM (with 2x 19.5 MB "OTA X2" storage), HSM, ASIL-D



FPBGA 516
(25 x 25 mm)



FPBGA 292
(17 x 17 mm)

Part number	Package
SR6P7C7	FPBGA 516
SR6P7C3	FPBGA 292

Features

- AEC-Q100 automotive qualification on going
- Stellar integration MCUs:
  - Have superior real-time and safe performance (with highest ASIL-D capability)
  - Bring HW based virtualization technology to MCUs for simplified multiple SW integration at optimized performance
  - Have built-in fast and cost effective OTA reprogramming capability (with built-in dual image storage)
  - Offer high speed security cryptographic services, for example for network authentication

Cores

- 32-bit Arm® v8-R compliant CPU cores:
  - 6 Cortex®-R52 cores (4 of them with checker cores, 2 in split-lock configuration) allowing usage as either 6 cores (4 of them in lockstep configuration) or 5 cores (all of them in lockstep configuration), single precision FPU, new privilege level for real-time virtualization
  - 2 NEON extensions (for example SIMD, dual precision FPU)
- 2 Cortex®-M4 multi purpose accelerators (data move and [pre]-processing). 1 in lockstep configuration
- 4 eDMA engines in lockstep configuration

Memories

- Up to 20 MB on-chip NVM non volatile memory
  - PCM (phase change memory) as non volatile memory
  - 19.5 MB code NVM, with embedded memory replication for OTA (over-the-air) reprogramming with up to 2x 19.5 MB
  - 512 KB HSM dedicated code NVM
- 640 KB data NVM (512 KB + 128 KB dedicated to HSM)
- Up to 8400 KB on-chip general-purpose SRAM

Security: hardware security module - 2nd generation

- On-chip high performance security module with EVITA full support
- Symmetric and asymmetric cryptography processor
- High performance lock-stepped AES-light security sub-system for fast ASIL-D cryptographic services

Safety: comprehensive new generation ASIL-D safety concept

- New state of the art safety measures at all level of the architecture for most efficient implementation of ISO26262 ASIL-D functionalities
- Complete HW virtualization architecture build on Cortex®-R52 new privilege mode (best-in class SW isolation, real-time support for multiple virtual machine/ applications)

Peripheral, IOs, communication interfaces

- 10 LINFlexD modules
- 2 dual-channel FlexRay controllers
- 10 queued serial peripheral interface (SPIQ) modules
- 4 microsecond channels (MSC) and 2 microsecond plus (MSC-Plus) channels
- 2 SENT modules (15 channels each)
- 2 PSI5 modules (2 channels each)
- Enhanced analog-to-digital converter system with
  - 12 separate 12-bit SAR analog converters (including one supervisor/safety ADC).
  - 4 separate 9-bit SAR analog converters (2 channels each) with fast comparator mode
  - 12 separate 16-bit sigma-delta analog converter with embedded DSP processor on each SD ADC
  - Interconnection with GTM timer for autonomous ADC/GTM subsystem operation
- Advanced timed I/O capability
  - Generic timer module (GTM4154)
- Communication interfaces
  - 2 ethernet controllers 100/1000 Mbps, compliant IEEE 802.3-2008: IPv4 and IPv6 checksum modules, AVB, VLAN and EMC optimized SGMII
  - 11 modular controller area network (MCAN) modules, and 1 time-triggered controller area network (M-TTCAN), all supporting flexible data rate (ISO CAN-FD)

External memory interfaces

- 2 OctalSPI to support Hyperbus™ memory (Flash/RAM) devices

1 Introduction

1.1 Document overview

This document provides a summary of the target specification and features of the devices. For detailed information, refer to the device Datasheet and device Reference manual.

Note: For information on the Cortex®-R52 and Cortex®-M4 cores refer to the Cortex®-R52 and Cortex®-M4 technical reference manuals, available from the www.arm.com website.

1.2 Description

Stellar integration MCUs have been designed to meet the requirements of domain controllers and ECUs with high integration requested in the architectures of connected update-able automated and electrified cars. They have superior real-time and safe performance (with highest ASIL-D capability). Bringing HW based virtualization technology to MCUs, they ease the development and integration of multiple source SW onto the same HW while maximizing the resulting SW performance. They offer high efficiency OTA reprogramming capability with fast new image download and activation at almost no memory overhead thanks to SR6 unique built-in dual image storage tailored to OTA reprogramming needs and provide high speed security cryptographic services, for instance for network authentication.

Table 1. SR6P7x overview

Feature		SR6P7x
Cortex®-R52 cores (+ checker cores)		6 cores (+4 checkers), configurable as 5 cores (+5 checkers)
NEON (with SIMD, dual precision floating point)		2
Cache (instruction / data) per core in Kbyte		32 / 32
Core memory protection unit (regions), several additional protection mechanisms in the architecture, for example: NOC firewalls	Hypervisor (EL2)	24
	OS (EL1)	24
Code NVM in Mbyte	Overall including HSM in Mbyte	20
	Cluster code NVM in Mbyte	19.5
	HSM code NVM in Kbyte	512
Code NVM Built-in memory replication for OTA reprogramming (not supported by HSM) in Mbyte		Up to 2x 19.5
Data NVM in Kbyte	Overall	640
RAM in Kbyte	Overall	8400
Hardware security module (HSM) - 2nd generation		Yes
AES-Light (cryptographic services - in lockstep)		4
Arm® Cortex®-M4	Multi-purpose accelerator (DSPH)	1
	Multi-purpose accelerator in lockstep (DME)	1
Stand-by and smart power modes		No
LIN and UART (LINFlexD)		10
CAN	Overall	12
SPIQ (with LVDS channel)		10 (2)
Microsecond channel		4
Microsecond channel plus		2
SENT	Unit	2
	Channel/unit	15
I2C		2
PSI5	Unit	2
	Channel/unit	2 channels
FlexRay (dual channel)		2
Gigabit ethernet IEEE 802.3-2008 compliant (with MII, RMII, RGMII, SGMII)		2
Generic timer modules (GTM4)	GTM4154	1
High-resolution timer		2 x 8 ch
12-bit SAR analog converters		12
16-bit sigma-delta analog converters (units with DSPL)		12 (12)
9-bit SAR analog comparators		8
OctalSPI (support Hyperbus™ memory devices)		Yes
SDMMC interface		No
Max temperature (target)	Junction temperature	150 °C and 165 °C (extended)
Packages	FPBGA 516	X
	FPBGA 292	X

Revision history

Table 2. **Document revision history**

Date	Version	Changes
01-Jun-2021	1	Initial release.
12-Aug-2021	2	Package and part number: updated FPBGA 516 and FPBGA 292 package silhouettes.

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgement.

Product is not to be used following exposure greater than or equal to 50 KRAD silicon Total Ionizing Dose, for military applications, or for commercial space applications at altitudes above 50,000 feet.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.