Telemaco2 family of telematics and connectivity microprocessors

Features

Core and infrastructure
- ARM® Cortex™-R4 MCU
- Embedded SRAM
- SDRAM controller
- Serial QIO NOR interface executable in place
- Parallel NAND/NOR controller

Audio subsystem
- Stereo channels hardware Sample Rate Converter
- Digital audio interfaces (I2S/ multichannel ports)
- Stereo audio DAC with 103 dB SNR A-Weighted
- Single ended stereo ADC with internal switching logic
- Differential Mono ADC with internal switching logic

Media interfaces
- Secure-Digital Multimedia Memory Card Interfaces (SD3.0/MMC4.4/SDIO)
- USB 2.0 with integrated PHY with charging function support

Embedded secure CAN subsystem
- Dedicated ARM Cortex-M3 core
- Isolated embedded memory
- CAN ports
- Secured NOR interface

I/O interfaces
- General purpose ADCs
- I2C multi-master/slave interfaces
- UART Controllers
- Synchronous Serial Ports (SSP/SPI)
- GPIOs
- JTAG based in-circuit emulator (ICE) with Embedded Trace Module

Operating conditions
- VDD: 1.14 V - 1.26 V
- VDDIO: 3.3 V ±10%
- VDDIOON: 3.3 V ±10%
- Ambient temperature range: -40 / +85 °C
Contents

1 Description ........................................................................................................... 3

2 System description ................................................................................................. 4
  2.1 Processor MCU ................................................................................................. 4
  2.2 Memory controller .............................................................................................. 4
    2.2.1 Embedded memory ...................................................................................... 4
    2.2.2 SDRAM controller ...................................................................................... 4
    2.2.3 SQI executable in place ............................................................................... 4
    2.2.4 Parallel memory interface .......................................................................... 4
  2.3 USB ..................................................................................................................... 4
  2.4 Sound subsystem ................................................................................................. 4
  2.5 Audio interfaces ................................................................................................ 5
    2.5.1 Routing and sample rate converters ............................................................. 6
    2.5.2 DSP Subsystem ........................................................................................... 6
  2.6 Secure CAN subsystem ...................................................................................... 6
  2.7 SDMMC ............................................................................................................... 7
  2.8 DMA .................................................................................................................. 7
  2.9 General purpose ADC ...................................................................................... 8
  2.10 GPIOs ............................................................................................................... 8
  2.11 Generic interfaces ............................................................................................. 8
    2.11.1 UARTS ....................................................................................................... 8
    2.11.2 I2Cs ............................................................................................................. 8
    2.11.3 SSP/SPI ports supporting ......................................................................... 8
  2.12 Power modes .................................................................................................... 8

3 Package information ................................................................................................. 10
  3.1 TFBGA256 (11x11x1.2 mm) package information ................................................. 10
  3.2 LFBGA361 (16x16x1.7 mm) package information ............................................... 12

4 Order codes ........................................................................................................... 14

5 Revision history ..................................................................................................... 15
1 Description

Devices from Telemaco2 family provide a cost effective microprocessor solution for automotive telematics applications based on a MIPS efficient ARM - Cortex R4 processor.

In addition, an ARM - Cortex M3 controller is dedicated to real-time processing tasks.

Telemaco2 devices come with a complete set of common interfaces (UART/I2S/I2C/USB/MMC) which make this family optimal for implementing a feature rich system as well as a cost effective solutions for automotive connectivity.

Telemaco2 devices can provide enough processing capability to handle positioning and wireless data management typically required in telematics use cases. Moreover, they can handle the control of the in-vehicle CAN bus thanks to the independent and secure Cortex-M3 subsystem running its dedicated real-time OS. With its flexible memory configuration, they allow implementing a variety of systems, starting from very low cost applications based on a real time OS and scaling up to demanding applications based on rich Linux OS.

Figure 1. Example of telematics application block diagram
2 System description

2.1 Processor MCU
Telemaco2 family devices processing capability relies on an ARM Cortex-R4. The MCU has instruction cache and data cache, as well as TCM Memory dedicated respectively to instructions and data for high throughput and low latency tasks.

2.2 Memory controller

2.2.1 Embedded memory
Telemaco2 family devices embed SRAM memory, which can be used for data or code storage.

Embedded memory can be used in conjunction with executable in place serial NOR devices to implement cost effective solutions. The whole embedded memory is also cacheable and can be accessed by DMA.

2.2.2 SDRAM controller
SDRAM controller supports SDRAM JEDEC interface 16-bits wide, which allows interfacing to automotive SDRAM memory devices to handle high footprint applications.

Such memory is cacheable, and can be accessed by DMA.

2.2.3 SQI executable in place
The SQIO controller allows interfacing Serial Quad I/O flash memories.

2.2.4 Parallel memory interface
FSMC static memory controller, provides a generic 16-bits parallel interface suitable to connect to NOR devices as well as SRAM and NAND devices.

NOR memory space can be partitioned so to reserve a portion of the parallel NOR device to the Secure CAN Subsystem.

2.3 USB
Telemaco2 family devices have one Host and one Dual role USB HS with embedded PHY, allowing connecting efficiently to mass storage devices, as well as portable devices (phones, pads). Along with USB connectivity, Telemaco2 family fully support USB charger specification.

2.4 Sound subsystem
Telemaco2 family devices implement a sound subsystem which allows the routing and the rate conversion of the different audio sources.
An application case which includes the connection of a 3G/4G Modem and of an optional BT is represented in the following Figure 2.

Figure 2. Example of sound use case

2.5 Audio interfaces

A complete set of audio interfaces is provided, in order to simplify integration with speakers, and input sources. Each interface can be routed to the sound subsystem. A complete list of audio interfaces is provided below:

- Audio ADC
  - For AUX IN Line
  - ADC Input is single ended 3.3 V
- Voice ADC
  - Shared among Voice and TEL-IN lines with embedded multiplexer
  - Both Mic and TEL-IN are differential inputs
- Stereo DAC
- Multiple I2S IN
- Multiple I2S OUT
2.5.1 Routing and sample rate converters
Each audio interface can be routed in both directions (IN/OUT) through sample rate converters, which allow normalizing the sampling rate to the sound processing engine. The audio routing infrastructure is designed to deliver high quality sample rate conversion on multiple channels, allowing simultaneous audio streams, such as Bluetooth Hands Free, to be handled without CPU load.

In order to generate multiple sampling rate audio frequencies, a dedicated fractional PLL is also provided. This PLL also allows an efficient implementation of cellular modem playback, by dynamically adjusting the reconstructed audio sampling rate without CPU overload.

2.5.2 DSP Subsystem
Some devices in Telemaco2 family are equipped with an embedded DSP subsystem dedicated to sound processing and other signal processing intensive tasks, like echo/noise cancellation, sound effects generation. DSP subsystem is integrated with the sound subsystem with a specific isochronous bus.

Each DSP is connected to other DSPs and audio peripherals by means of an isochronous bus infrastructure which guarantees a controlled throughput and latency for all audio transfers.

2.6 Secure CAN subsystem
Telemaco2 family devices allow isolating critical code from main application by implementing a dedicated subsystem based on ARM Cortex-M3, along with:

- Dedicated embedded SRAM
- CAN controller
- Dedicated GPIOs

In order to guarantee security of CAN network, all of the above can be completely isolated from the rest of the system, in such a way that no application running on Cortex-R4 can access by any mean to CAN specific resources. This subsystem can also be dedicated to implement secure features, such as boot authentication, as well as interrupt intensive tasks to offload main CPU. The secure subsystem communicates with the application running on Cortex-R4 using a Hardware Mailbox interrupt based mechanism.
A specific set of peripherals can be reserved and locked to be only accessible from CortexM3, thus allowing the implementation of a complete independent subsystem. Moreover, specific secure GPIOs as well as wake signals are reserved for such a subsystem.

2.7 SDMMC

Telemaco2 family devices are equipped with SDMMC controllers, which allow interfacing to either mass storage devices, or to Wi-Fi modules. Both interfaces implement the following specification:

- eMMC - Multimedia Card 4.4
- SD/SDIO 4.0

2.8 DMA

DMA is designed to efficiently perform memory to memory, and memory to peripherals transfers, offloading such tasks from the processor, thus reducing interrupt handling load. DMA provides 16 independent channels which can be dynamically assigned to different data-path. Complex Scatter/gather transfers can be implemented by programming specific DMA command linked lists.
2.9 General purpose ADC
Telemaco2 family devices have ADC with a resolution of 10-bits.

2.10 GPIOs
Telemaco2 family devices have GPIOs which can be independently configured either as INPUT or OUTPUT. In order to make the system flexible, these IOs are multiplexed on PINs with other peripherals.

2.11 Generic interfaces

2.11.1 UARTS
- Programmable baud rates up to 3 Mbps
- Hardware Flow control
- DMA capability

2.11.2 I2Cs
- Master/slave modes in multi-master environment
- Multiple baud rates supported: 100/400/1000/3400 Kbits/s
- DMA capability

2.11.3 SSP/SPI ports supporting
- Motorola SPI-compatible interface
- Texas Instrument synchronous serial interface
- National Semiconductor MICROWIRE® interface
- Unidirectional interface
- DMA capability

2.12 Power modes
Telemaco2 family devices support the following power modes:
- Normal
- Soft standby (Normal mode with clock gating)
- Standby
- Power Off

The SoC requires three power lines for internal logic (excluding analog block power lines), which are identified as:
- 3V3 Standby
- 3V3 IOs, switchable
- 1V2 Core, switchable
In each power state, the SoC is permanently protected from voltage drops by means of a brownout logic, which would trigger a system reset in case of a low voltage condition is detected.
3 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

3.1 TFBGA256 (11x11x1.2 mm) package information

Figure 4. TFBGA256 (11x11x1.2 mm) package outline
### Table 1. TFBGA256 (11x11x1.2 mm) package mechanical data

<table>
<thead>
<tr>
<th>Ref</th>
<th>Dimensions</th>
<th>Millimeters</th>
<th>Inches(^{(1)})</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td></td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>A1</td>
<td>0.200</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>A2</td>
<td></td>
<td>-</td>
<td>0.200</td>
</tr>
<tr>
<td>A4</td>
<td></td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>b</td>
<td></td>
<td>0.300</td>
<td>0.370</td>
</tr>
<tr>
<td>D</td>
<td>10.850</td>
<td>11.000</td>
<td>11.150</td>
</tr>
<tr>
<td>D1</td>
<td></td>
<td>-</td>
<td>9.750</td>
</tr>
<tr>
<td>E</td>
<td>10.850</td>
<td>11.000</td>
<td>11.150</td>
</tr>
<tr>
<td>E1</td>
<td></td>
<td>-</td>
<td>9.750</td>
</tr>
<tr>
<td>e</td>
<td></td>
<td>-</td>
<td>0.650</td>
</tr>
<tr>
<td>Z</td>
<td></td>
<td>-</td>
<td>0.625</td>
</tr>
<tr>
<td>ddd</td>
<td></td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>eee</td>
<td></td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>fff</td>
<td></td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

1. Values in inches are converted from mm and rounded to 4 decimal digits.
3.2 LFBGA361 (16x16x1.7 mm) package information

Figure 5. LFBGA361 (16x16x1.7 mm) package outline
### Table 2. LFBGA361 (16x16x1.7 mm) package mechanical data

<table>
<thead>
<tr>
<th>Ref</th>
<th>Dimensions</th>
<th>Millimeters</th>
<th>Inches&lt;sup&gt;(1)&lt;/sup&gt;</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>1.7</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>A1</td>
<td>0.0098</td>
<td>0.25</td>
<td>-</td>
</tr>
<tr>
<td>A2</td>
<td>0.0118</td>
<td>0.3</td>
<td>-</td>
</tr>
<tr>
<td>A4</td>
<td>0.0315</td>
<td>-</td>
<td>0.8</td>
</tr>
<tr>
<td>b</td>
<td>0.0138</td>
<td>0.35</td>
<td>0.4</td>
</tr>
<tr>
<td>D</td>
<td>0.624</td>
<td>15.85</td>
<td>16</td>
</tr>
<tr>
<td>D1</td>
<td>0.5669</td>
<td>-</td>
<td>14.4</td>
</tr>
<tr>
<td>E</td>
<td>0.624</td>
<td>15.85</td>
<td>16</td>
</tr>
<tr>
<td>E1</td>
<td>0.5669</td>
<td>-</td>
<td>14.4</td>
</tr>
<tr>
<td>e</td>
<td>0.0315</td>
<td>-</td>
<td>0.8</td>
</tr>
<tr>
<td>Z</td>
<td>0.0315</td>
<td>-</td>
<td>0.8</td>
</tr>
<tr>
<td>ddd</td>
<td>0.0039</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>eee</td>
<td>0.0059</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>fff</td>
<td>0.0031</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

---

1. Values in inches are converted from mm and rounded to 4 decimal digits.
4 Order codes

Table 3. Telemaco2 product versions

<table>
<thead>
<tr>
<th></th>
<th>STA1074</th>
<th>STA1078</th>
<th>STA1079</th>
<th>STA1088</th>
</tr>
</thead>
<tbody>
<tr>
<td>SDRAM</td>
<td></td>
<td>16 bit</td>
<td></td>
<td>32 bit</td>
</tr>
<tr>
<td>CAN</td>
<td>No</td>
<td>2x</td>
<td>1x</td>
<td>2x</td>
</tr>
<tr>
<td>Audio DACs</td>
<td>No</td>
<td>1x Stereo</td>
<td>3x Stereo</td>
<td></td>
</tr>
<tr>
<td>Audio ADCs</td>
<td>No</td>
<td></td>
<td>1x Stereo/1x Mono</td>
<td></td>
</tr>
<tr>
<td>DSP Subsystem</td>
<td>No</td>
<td>No</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>Package</td>
<td>TFBGA256 (11x11 mm)</td>
<td>LFBGA361 (16x16 mm)</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 4. Ordering information

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>STA1074</td>
<td>E = Eco (450MHz)</td>
<td>L = Locked</td>
<td>A = Automotive</td>
<td>[empty] = Tray</td>
</tr>
<tr>
<td>STA1078</td>
<td>H = High (533MHz)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>STA1079</td>
<td>P = Premium (600 MHz)</td>
<td>O = Open</td>
<td>C = Consumer</td>
<td>TR = Tape &amp; Reel</td>
</tr>
<tr>
<td>STA1088</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Part number example: STA1078EOA

| STA1078          | E = Eco (450 MHz)         | O = Open       | A = Automotive              | [empty] = Tray |
5 Revision history

Table 5. Document revision history

<table>
<thead>
<tr>
<th>Date</th>
<th>Revision</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>11-Sep-2015</td>
<td>1</td>
<td>Initial release.</td>
</tr>
</tbody>
</table>

Initial release.
IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics – All rights reserved