


Aerospace 100 V, 0.3 A switching rectifier in LCC-2D package



Leadless chip-carrier 2 (LCC-2D)

Product status link 1N6642U

| Product summary | | | |
|-----------------------|--------------------------|--|--|
| I _{F(AV)} | 0.3 A | | |
| V _{RRM} | 100 V | | |
| V _F (max.) | 0.8 V at 10 mA and 25 °C | | |
| T _J (max.) | 175 °C | | |

Features

- Surface mount hermetic LCC-2D package
 - Low thermal case resistance: 60 °C/W
 - Low package mass, 120 mg
- Low leakage off state, I_R = 50 nA at 75 V
- Low forward voltage: $V_F = 0.8 \text{ V}$ at 10 mA and $T_i = 25 ^{\circ}\text{C}$
- Ultrafast switching, t_{rr} = 9 ns at I_F = I_R = 10 mA and T_i = 25 °C
- Radiation performance
 - 3 Mrad (Si) high dose rate
- ESCC qualified: detail specification 5101/026

Applications

- · Satellite and spacecraft power systems
- Low power switch mode power supply
- Snubber diode for low power converter
- Auxiliary transistor driver diode
- Reverse polarity protection
- Redundancy OR-ing diode

Description

Designed for harsh cosmic radiation conditions, the 1N6642U is a 100 V low-leakage ultrafast rectifier that is housed in the lightweight, high thermal conductive LCC-2D package.

This hermetic surface mount package exhibits an industry standard compatible footprint, such as the D5A.

This full planar technology 1N6642U rectifier allows superior performances and high reliability up to 175°C and is characterized in total ionizing dose for Rad-Hard applications.

This rectifier is ESCC qualified, which makes it eligible for use in space programs. It is typically used in low voltage switch-mode power converters, high frequency DC-to-DC, step-down regulators, or chopper drives, performing as free-wheeling diode, transistor driver diode, reverse polarity protection, or redundancy OR-ing diode.



1 Characteristics

Table 1. Absolute ratings (limiting values)

| Symbol | Parameter | Value | Unit | |
|---------------------------------|--|-------------|------|----|
| V _{RRM} | Repetitive peak reverse voltage | | 100 | V |
| V _{RWM} ⁽¹⁾ | Peak working reverse voltage | | 75 | V |
| I _{F(RMS)} | RMS forward current | | 500 | mA |
| I _{F(AV)} | Average forward current ⁽²⁾ | 300 | mA | |
| I _{FSM} | Non repetitive surge forward current | 2 | Α | |
| T _{stg} | Storage temperature range | -65 to +175 | °C | |
| T _{op} | Operating temperature range (case temperature) | -65 to +175 | °C | |
| Tj | Maximum operating junction temperature | 175 | °C | |
| T _{sol} | Maximum soldering temperature ⁽³⁾ | 245 | °C | |
| ESD | Electro static discharge, air discharge, HBM model, class 3B | | 5.8 | kV |

- 1. See Figure 1.
- 2. T_{case} = +155 °C derate linearly to 0 A at T_{J} = 175 °C.
- 3. Maximum duration 5 s. The same package cannot be re-soldered until 3 minutes have elapsed after initial soldering.

Figure 1. V_{RRM} and V_{RWM} definition with their waveform




Table 2. Thermal parameters

| Symbol | Parameter | Max. value | Unit |
|----------------------|---|---------------|------|
| R _{th(j-c)} | Junction to case (DC) , mounted on infinite heat sink | 60 | °C/W |
| R _{th(j-a)} | Junction to ambient (DC) | 280 | °C/W |

For more information, refer to the application note:

AN5088: Rectifiers thermal management, handling and mounting recommendation

DS6674 - Rev 5 page 2/13



| | O4 41 | | | |
|----------|----------|-----------|--------|-----------|
| I ahla 3 | Static A | lectrical | charac | tarietice |
| | | | | |

| Symbol | Parameter | Test conditions | ; | Min. | Max. | Unit |
|-------------------------------|--|--|-------------------------|------|------|------|
| V _{BR} (1) | Breakdwon voltage | I _R = 100 μA | T _j = 25 °C | 100 | | V |
| | | V _R = 100 V | T _j = 25 °C | | 60 | nA |
| | | VR = 100 V | T _j = -55 °C | | 50 | μA |
| I (1) | I _{RR} ⁽¹⁾ Reverse leakage current | V _R = 75 V V _R = 20 V | T _j = 25 °C | | 50 | nA |
| 'RR | | | T _j = 150 °C | | 40 | μA |
| | | | T _j = 25 °C | | 25 | nA |
| | | | T _j = 150 °C | | 30 | μA |
| | | I _F = 100 mA | T _j = -55 °C | | 1.2 | |
| V _F ⁽²⁾ | Forward voltage drop | I _F = 10 mA | T _j = 25 °C | | 0.8 | V |
| v F`' | i orwaru vortage urop | I _F = 100 mA | T _j = 25 °C | | 1.2 | V |
| | | I _F = 10 mA | T _j = 150 °C | | 8.0 | |

^{1.} Pulse test: t_p = 5 ms, δ < 2%, δ = duty cycle

To evaluate the conduction losses, use the following equation:

$$P = 0.74 \times I_{F(AV)} + 1.00 \times I_{F}^{2} (RMS)$$

For more information, refer to the following application notes related to the power losses:

- AN604: Calculation of conduction losses in a power rectifier
- AN4021: Calculation of reverse losses on a power diode

Table 4. Dynamic characteristics

| Symbol | Parameter | Test conditions | Test conditions | Max. | Unit |
|-----------------|--------------------------|--|------------------------|------|------|
| t _{RR} | Reverse recovery time | $I_F = I_R = 10 \text{ mA}^{(1)}$ | T _i = 25 °C | 9 | ns |
| 'KR | Reverse recovery time | $I_F = 1 \text{ A, } dI_F/dt = -15 \text{ A/}\mu\text{s, } V_R = 30 \text{ V}$ | 1, - 25 0 | 20 | 1115 |
| Ci | Total diode capacitance | V_{AC} = 50 mV, V_{R} = 0 V, F = 1 MHz | T _i = 25 °C | 5 | pF |
| ا | Total diode capacitance | $V_{AC} = 50 \text{ mV}, V_{R} = 1.5 \text{ V}, F = 1 \text{ MHz}$ | 1, - 25 0 | 2.8 | |
| V _{FP} | Forward recovery voltage | I _F = 200 mA | T _j = 25 °C | 5 | V |
| t _{FR} | Forward recovery time | $I_F = 200 \text{ mA}, V_{FR} = 1.1 \text{ x } V_F(0.2\text{A})$ | T _j = 25 °C | 20 | ns |


1. Guaranteed by design.

DS6674 - Rev 5 page 3/13

^{2.} Pulse test: $t_p = 680 \ \mu s, \ \delta < 2\%$




1.1 Characteristics (curves)



1.2 (maximum values)

1.2 (maximum values)

1.0 (maximum values)







Figure 6. Junction capacitance versus reapplied reverse voltage (typical values)



DS6674 - Rev 5 page 4/13




Package information

To meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions, and product status are available at: www.st.com. ECOPACK is an ST trademark.

2.1 LCC-2D package information

Figure 7. LCC-2D package outline



Note: The anode is identified by a metallization in two top angle castellations and by the index mark on the bottom metallization n° 1.


DS6674 - Rev 5 page 5/13

Table 5. LCC-2D package mechanical data

| Din | | | | nensions | | | |
|------|------|-------------|------|----------|------------------|-------|--|
| Ref. | | Millimeters | | Inche | s (for reference | only) | |
| | Min. | Тур. | Max. | Min. | Тур. | Max. | |
| А | 1.86 | 2.03 | 2.20 | 0.073 | 0.080 | 0.087 | |
| В | 4.44 | 4.57 | 4.77 | 0.175 | 0.180 | 0.188 | |
| С | 1.84 | 1.97 | 2.10 | 0.072 | 0.078 | 0.083 | |
| D | 1.53 | 1.70 | 1.87 | 0.060 | 0.067 | 0.074 | |
| E | 0.48 | | 0.71 | 0.019 | | 0.028 | |
| F | | 1.3 | | | 0.051 | | |
| G | | 1.67 | | | 0.066 | | |
| Н | | 0.37 | | | 0.015 | | |
| I | | 0.15 | | | 0.006 | | |
| r1 | | 0.15 | | | 0.006 | | |
| r2 | | 0.20 | | | 0.008 | | |

Dimension data specified for the gold plated version and the solder dip version before tinning.

Figure 8. LCC2-D footprint density level B



DS6674 - Rev 5 page 6/13



3 Ordering information

Table 6. Ordering information

| Order code | ESCC detail specification | Quality level | Package | Lead finishing | Product marking | Mass | Bulk qty. | Packing |
|------------|---------------------------|-------------------|---------|-------------------|--------------------|--------|-----------|-------------|
| 1N6642UD1 | - | Engineering model | | Gold | 1N6642UD1 | | | |
| 1N6642U01D | 5101/026/07 | Flight model | LCC-2D | Gold | 510102607 | 120 mg | 50 | Waffle pack |
| 1N6642U02D | 5101/026/08 | Flight model | | Hot solder dip | 510102608 | | | |

Note: Contact ST sales office for information about the specific conditions for products in die form.

DS6674 - Rev 5 page 7/13



4 Other information

4.1 Product marking description

Here below is described the marking of the package of both the engineering and flight models.

Figure 9. ESCC flight model marking outline




Table 7. ESCC flight model marking

| Field | Description |
|-------|--|
| ST | ST logo |
| YYWWZ | Date code and lot index in the week ⁽¹⁾ |
| PM | Product marking |
| SN | Serialization number |
| F | Country of origin |
| ESA | ESA logo |

1. Date cote includes YY = two-digit year, WW = two-digit week, Z = assembly plant code.

Figure 10. Engineering model marking outline




Table 8. Engineering model marking

| Field | Description | |
|-------|--|--|
| ST | ST logo | |
| YYWWZ | Date code and lot index in the week ⁽¹⁾ | |
| PM | Product marking | |
| F | Country of origin | |

1. Date cote includes YY = two-digit year, WW = two-digit week, Z = assembly plant code.

DS6674 - Rev 5 page 8/13




4.2 Packing information

The 1N6642U versions are delivered in a 50-position, $50.8 \times 50.8 \text{ mm}^2$ waffle pack consecutively populated from position 1.

The Figure 11 shows how to identify position 1, the orientation of the product in the waffle pack.

Figure 11. 1N6642U waffle pack outline



The diode anode is on the top pin of the device, and the anode identification dot is orientated at the opposite of the waffle pack truncated corner.

DS6674 - Rev 5 page 9/13



4.3 Documentation

In the Table 9 is a summary of the documentation provided with each type of products.

Table 9. Documentation provided for each type of product

| Quality level | Documentation | | | |
|-------------------|---|--|--|--|
| Engineering model | Certificate of conformance including: Customer name Customer purchase order number ST sales order number and item ST part number Quantity delivered Date code Reference data sheet Reference to TN1181 on engineering models ST Rennes assembly lot ID | | | |
| Flight model | Certificate of conformance including: Customer name Customer purchase order number ST sales order number and item ST part number Quantity delivered Date code Serial numbers Diffusion line (plant + wafer size) Diffusion run (wafer lot number) and wafer ID Reference of the applicable ESCC qualification maintenance lot Reference to the ESCC detail specification ST Rennes assembly lot ID number | | | |

DS6674 - Rev 5 page 10/13



Revision history

Table 10. Document revision history

| Date | Revision | Changes |
|-------------|----------|--|
| 26-Mar-2010 | 1 | First issue. |
| 23-Sep-2011 | 2 | Updated ESCC status in Features and added footnote to Table 3. |
| 8-Nov-2013 | 3 | Updated Table 1, Table 5 and Table 7 and inserted Other information. |
| 04-Dec-2015 | 4 | Updated Table 7 and reformatted to current standard. |
| 17-Nov-2025 | 5 | Updated Features, Description, and Section 4: Other information. Added Applications and Packing information. Minor text changes. |

DS6674 - Rev 5 page 11/13



Contents

| 1 | Characteristics | | 2 |
|-----|---------------------|-----------------------------|----|
| | 1.1 | Characteristics (curves) | 4 |
| 2 | Package information | | |
| | 2.1 | LCC-2D package information | 5 |
| 3 | Orde | ering information | 7 |
| 4 | Other information | | 8 |
| | 4.1 | Product marking description | 8 |
| | 4.2 | Packing information | 9 |
| | 4.3 | Documentation | 10 |
| Rev | Revision history | | |



IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice.

In the event of any conflict between the provisions of this document and the provisions of any contractual arrangement in force between the purchasers and ST, the provisions of such contractual arrangement shall prevail.

The purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

The purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of the purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

If the purchasers identify an ST product that meets their functional and performance requirements but that is not designated for the purchasers' market segment, the purchasers shall contact ST for more information.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2025 STMicroelectronics - All rights reserved

DS6674 - Rev 5 page 13/13