


# ST62T85B/E85B

# 8-BIT OTP/EPROM MCU WITH LCD DRIVER, EEPROM AND A/D CONVERTER

- 3.0 to 6.0V Supply Operating Range
- 8 MHz Maximum Clock Frequency
- -40 to +85°C Operating Temperature Range
- Run, Wait and Stop Modes
- 5 Interrupt Vectors
- Look-up Table capability in Program Memory
- Data Storage in Program Memory: User selectable size
- Data RAM: 192 bytes
- Data EEPROM: 128 bytes
- User Programmable Options
- 12 I/O pins, fully programmable as:
  - Input with pull-up resistor
  - Input without pull-up resistor
  - Input with interrupt generation
  - Open-drain or push-pull output
  - Analog Input
- 4 I/O lines can sink up to 20mA to drive LEDs or TRIACs directly
- One 8-bit Timer/Counter with 7-bit programmable prescaler
- One 8-bit Autoreload Timer Counter with 7-bit programmable procedure and output compare
- Digital Watchdog
- 8-bit A/D Cວ∴ν∈rter with 8 analog inputs
- 8-bit Synchronous Peripheral Interface (SPI)
- 8-bit Asynchronous Per pheral Interface (UART)
- f. 1300 driver with 40 segment outputs, 8 backplane outputs, 8 software selectable segment/backplane outputs and selectable multiple; in artio.
- On-ship Clock oscillator can be driven by Quartz Crystal or Ceramic resonator
- One external Non-Maskable Interrupt
- ST6285-EMU2 Emulation and Development System (connects to an MS-DOS PC via a parallel port).



# **DEVICE SUMMARY**

DEVICE	OTP (Bytes)	EPROM (Bytes)	EEPROM (Bytes)	LCD display
ST62T85B	7948	-	128	8 x 48 or 16 x 40
ST62E85B		7948	128	8 x 48 or 16 x 40

Rev. 2.6

July 2001 1/78

	Table of Contents	Documen
STA	62T85B/E85B	Page 1
	NERAL DESCRIPTION	
	1 INTRODUCTION	
	2 PIN DESCRIPTIONS	
1.3	3 MEMORY MAP	
	1.3.1 Introduction	
	1.3.2 Program Space	
	1.3.3 Data Space       1.3.4 Stack Space	
	1.3.5 Data Window Register (DWR)	
	1.3.6 Data RAM/EEPROM and LCD RAM Bank Register (DRBR)	
	1.3.7 EEPROM Description	14
1.4	4 PROGRAMMING MODES	16
	1.4.1 Option Byte	16
	1.4.2 Program Memory	16
	1.4.3 EEPROM Data Memory	
2 CEN	1.4.4 EPROM Erasing	
2 0 1	1 INTRODUCTION	17
	2 CPU REGISTERS	
	OCKS, RESET, INTERRUPTS AND POWER SANTING MODES	
3 0 1	1 CLOCK SYSTEM	10
J. 1	3.1.1 Main Oscillator	10
3.2	3.1.1 Main Oscillator	20
0.2	3.2.1 RESET Input	20
	3.2.2 Power-on Research	
	3.2.3 Watchdog Resci	
	3.2.4 Application Notes	
	3.2.5 MCU nitialization Sequence	
3.3	3 DIGITA VATCHDOG	
	3 3 1 Digital Watchdog Register (DWDR)	
3.4	3.3.2 Application Notes	
<b>V</b> 3		
	3.4.1 Interrupt request	
	3.4.3 Interrupt Option Register (IOR)	
	3.4.4 Interrupt sources	
3.5	5 POWER SAVING MODES	
	3.5.1 WAIT Mode	31
	3.5.2 STOP Mode	
	3.5.3 Exit from WAIT and STOP Modes	
	-CHIP PERIPHERALS	
4.1	1 I/O PORTS	
	4.1.1 Operating Modes	
	4.1.2 Safe I/O State Switching Sequence	
	TO THE BUILDING CONTROL OF THE PROPERTY OF THE	01

		lable of Contents	Documen Page
		4.1.4 UART alternate functions	
		4.1.5 I/O Port Option Registers	39
		4.1.6 I/O Port Data Direction Registers	
		4.1.7 I/O Port Data Registers	
	4.2	TIMER	
		4.2.1 Timer Operating Modes	
		4.2.2 Timer Interrupt	
		4.2.3 Application Notes	
	4.3	AUTO-RELOAD TIMER	
		4.3.1 AR Timer Description	
		4.3.2 Timer Auto-reload Operating Modes	
		4.3.3 AR Timer Registers	45
	4.4	U. A. R. T. (UNIVERSAL ASYNCHRONOUS RECEIVER/TRANSMITTER)	47
		4.4.1 PORTS INTERFACING	
		4.4.2 CLOCK GENERATION	
		4.4.3 DATA TRANSMISSION	
		4.4.4 DATA RECEPTION	
		4.4.6 REGISTERS	
	4.5	A/D CONVERTER (ADC)	51
		4.5.1 Application Notes	51
	4.6	SERIAL PERIPHERAL INTERFACE (SPI)	
	4.7	LCD CONTROLLER-DRIVER	55
		4.7.1 Multiplexing ratio and frame requency setting	
		4.7.2 Segment and common plates driving	
		4.7.3 Stand by or STOP operation mode	
_	COET	4.7.4 LCD Mode Cont∵ol Register (LCDCR)	
Э		ST6 ARCHI ECTURE	
		ADDRESSING MODES	
	_	INSTRUCTION SET	
_			
0		ABSOLUTE MAXIMUM RATINGS	
		RECOMMENDED OPERATING CONDITIONS	
		DC ELECTRICAL CHARACTERISTICS	
		AC ELECTRICAL CHARACTERISTICS	
1		A/D CONVERTER CHARACTERISTICS	
		TIMER CHARACTERISTICS	
		SPI CHARACTERISTICS	
_		LCD ELECTRICAL CHARACTERISTICS	_
7	_	ERAL INFORMATION	
		PACKAGE MECHANICAL DATA	
		PACKAGE THERMAL CHARACTERISTIC	
	7.3	ORDERING INFORMATION	72

	Table of Contents	Do
ST6285B		
1 GENERAL DESCRIPTION	٠	
	ROTECTION	
	ustomer Code	
	ation and Verification	
2 SUMMART OF CHANGE	· · · · · · · · · · · · · · · · · · ·	
		1.0
		AUIO
		(00,
	Y	
	leite	
	COIC	
	Obs	
	.15)	
	Cill	
	900	
010		
*6		
16/6		
1250°		
)Q		
	ducits)	

# 1 GENERAL DESCRIPTION


#### 1.1 INTRODUCTION

The ST62T85B and ST62E85B devices are low cost members of the ST62xx 8-bit HCMOS family of microcontrollers, which is targeted at low to medium complexity applications. All ST62xx devices are based on a building block approach: a com-

mon core is surrounded by a number of on-chip peripherals.

The ST62E85B is the erasable EPROM version of the ST62T85B device, which may be used to emulate the ST62T85B device, as well as the respective ST6285B ROM devices.

Figure 1. Block Diagram



# **INTRODUCTION** (Cont'd)


OTP and EPROM devices are functionally identical. The ROM based versions offer the same functionality selecting as ROM options the options defined in the programmable option byte of the OTP/EPROM versions.OTP devices offer all the advantages of user programmability at low cost, Je time, making the automotive, ap 3.

Obsolete Product(S)

Obsolete Product(S) which make them the ideal choice in a wide range

These compact low-cost devices feature one Timer comprising an 8-bit counter and a 7-bit programmable prescaler, one 8-bit autoreload timer with 7-bit programmable prescaler (ARTimer), EEPROM data capability, a serial synchronous port interface (SPI), an 8-bit A/D Converter with 8 analog inputs, a Digital Watchdog timer, and a complete LCD controller driver, making them well suited for a wide range of automotive, appliance

Figure 2. ST6285B Pin Description



\*Note: 20mA Sink

#### 1.2 PIN DESCRIPTIONS

 $V_{DD}$  and  $V_{SS}$ . Power is supplied to the MCU via these two pins.  $V_{DD}$  is the power connection and  $V_{SS}$  is the ground connection.

**OSCin and OSCout.** These pins are internally connected to the on-chip oscillator circuit. A quartz crystal, a ceramic resonator or an external clock signal can be connected between these two pins. The OSCin pin is the input pin, the OSCout pin is the output pin.

**RESET**. The active-low RESET pin is used to restart the microcontroller.

**TEST/V<sub>PP</sub>.** The TEST must be held at  $V_{SS}$  for normal operation. If TEST pin is connected to a +12.5V level during the reset phase, the EPROM/OTP programming Mode is entered.

**NMI.** The NMI pin provides the capability for asynchronous interruption, by applying an external non maskable interrupt to the MCU. The NMI input is falling edge sensitive with Schmitt trigger characteristics. The user can select as option the availability of an on-chip pull-up at this pin.

PA4-PA7. These 4 lines are organised as one I/O port (A). Each line may be configured under software control as inputs with or without internal pull-up resistors, interrupt generating inputs with preliup resistors, open-drain or push-pull outouts. PA5/SCL, PA6/Sin and PA7/Sout can be used respectively as data clock, data in and clock pins for the on-chip SPI, while PA4/TIMER can be used as Timer I/O. In addition, PA4-PA7 can sink 20mA for direct LED or TRIAC drive.

PB0...PB3. These 4 lines are organised as one I/O port (B). Each line may be configured under software control as inputs with or without internal pull-up resistors, interrupt generating inputs with pull-up resistors, open-drain or push-pull outputs, analog inputs for the A/D converter. PB0 (resp. PB1) can also be used as reception (resp. transmission) line for the embedded UART.

**PC4-PC7**. These 4 lines are organised as one I/O port (C). Each line may be configured under software control as input with or without internal pull-up resistor, interrupt generating input with pull-up resistor, open-drain or push-pull output or analog imputs for the A/D Converter.

**COM1-COM8**. These eight raise are the LCD peripheral common outputs. They are the outputs of the on-chip backplane rolltage generator which is used for multiplexing the LCD lines.

COM9/S1-CON1: c/S8. These pins are the 8 multiplexed common/segment lines. Under software selected control, they can act as LCD common outputs allowing a 40 x 16 dot matrix operation, or they can act as segment outputs allowing 48 x 8 dot matrix operation.

**S9-S24, S33..S56**. These pins are the 40 LCD peripheral segment outputs.

**VLCD1/5, VLCD5/5.** Display supply voltage inputs for determining the display voltage levels on common and segment pins during multiplex operation.

#### 1.3 MEMORY MAP

#### 1.3.1 Introduction

The MCU operates in three separate memory spaces: Program space, Data space, and Stack space. Operation in these three memory spaces is described in the following paragraphs.

Briefly, Program space contains user program code in Program memory and user vectors; Data space contains user data in RAM and in Program memory, and Stack space accommodates six levels of stack for subroutine and interrupt service routine nesting.

#### 1.3.2 Program Space

Program Space comprises the instructions to be executed, the data required for immediate addressing mode instructions, the reserved factory test area and the user vectors. Program Space is addressed via the 12-bit Program Counter register (PC register).

Program Space is organised in four 2K pages. Three of them are addressed in the 000h-7FFh locations of the Program Space by the Program Counter and by writing the appropriate code in the Program ROM Page Register (PRPR register). A

common (STATIC) 2K page is available all the time for interrupt vectors and common subroutines, independently of the PRPR register content. This "STATIC" page is directly addressed in the 0800h-0FFFh by the MSB of the Program Counter register PC 11. Note this page can also be addressed in the 000-7FFh range. It is two different ways of addressing the same physical memory.

Jump from a dynamic page to another dynamic page is achieved by jumping back to the static page, changing contents of PRPR and then jumping to the new dynamic page.

Figure 3. 8Kbytes Program Space Addressing




Figure 4. Memory Addressing Diagram




Table 1. ST62E85B/T80B Program Memory Map

ROM Page	Device Address	Description
Page 0	0000h-007Fh 0080h-07FFh	Reserved User ROM
Page 1 "STATIC"	0800h-0F9Fh 0FA0h-0FEFh 0FF0h-0FF7h 0FF8h-0FFBh 0FFCh-0FFDh 0FFEh-0FFFh	User ROM Reserved Interrupt Vectors Reserved NMI Vector Reset Vector
Page 2	0000h-000Fh 0010h-07FFh	Reserved User ROM
Page 3	0000h-000Fh 0010h-07FFh	Reserved User ROM

**Note**: OTP/EPROM devices can be programmed with the development tools available from STMicroelectronics (ST62E8X-EPB).

# 1.3.2.1 Program ROM Page Register (PRPR)


The PRPR register can be addressed like a RAM location in the Data Space at the address CAh; nevertheless it is a write only register that cannot be accessed with single-bit operations. This register is used to select the 2-Kbyte ROM bank of the Program Space that will be addressed. The number of the page has to be loaded in the PRPR register. Refer to the Program Space description for additional information concerning the use of this register. The PRPR register is not modified when an interrupt of a subroutine occurs.

Care is required when handling the PRPR register as it is write only. For this reason, it is not allowed to change the PRPR contents while executing interrupt service routine, as the service routine cannot save and then restore its previous content. This operation may be necessary if common routines and interrupt service routines take more than 2K bytes; in this case it could be necessary to divide the interrupt service routine into a (minor) part in the static page (start and end) and to a second (major) part in one of the dynamic pages. If it is impossible to avoid the writing of this register in interrupt service routines, an image of this register must be saved in a RAM location, and each time the program writes to the PRPR it must write also

to the image register. The image register must be written before PRPR, so if an interrpt occurs between the two instructions the PRPR is not affected.

# **Program ROM Page Register (PRPR)**

Address: CAh — Write Only



Bits 2-7= Not used.

Bit 5-0 = PRPR1-PRPR0: Program ROM Select. These two bits select the corresponding page to be addressed in the lower pair of the 4K program address space as specified in Table 2.

This register is underined on Reset. Neither read nor single hit instructions may be used to address this register.

Table 2. 8Kbytes Program ROM Page Register
Coding

PRPR1	PRPR0	PC bit 11	Memory Page
Х	Х	1	Static Page (Page 1)
0	0	0	Page 0
0	1	0	Page 1 (Static Page
1	0	0	Page 2
1	1	0	Page 3

# 1.3.2.2 Program Memory Protection

The Program Memory in OTP or EPROM devices can be protected against external readout of memory by selecting the READOUT PROTECTION option in the option byte.

In the EPROM parts, READOUT PROTECTION option can be disactivated only by U.V. erasure that also results into the whole EPROM context erasure.

**Note:** Once the Readout Protection is activated, it is no longer possible, even for STMicroelectronics, to gain access to the Program memory contents. Returned parts with a protection set can therefore not be accepted.

#### 1.3.3 Data Space

Data Space accommodates all the data necessary for processing the user program. This space comprises the RAM resource, the processor core and peripheral registers, as well as read-only data such as constants and look-up tables in Program memory.

#### 1.3.3.1 Data ROM

All read-only data is physically stored in program memory, which also accommodates the Program Space. The program memory consequently contains the program code to be executed, as well as the constants and look-up tables required by the application.

The Data Space locations in which the different constants and look-up tables are addressed by the processor core may be thought of as a 64-byte window through which it is possible to access the read-only data stored in Program memory.

#### 1.3.3.2 Data RAM/EEPROM

In ST62T85B and ST62E85B devices, the data space includes 60 bytes of RAM, the accumulator (A), the indirect registers (X), (Y), the short direct registers (V), (W), the I/O port registers, the peripheral data and control registers, the interrupt option register and the Data ROM Window register (DRW register).

Additional RAM and EEPROM pages can also be addressed using banks of 64 bytes located between addresses 00h and 3Fh.

# 1.3.4 Stack Space

Stack space consists of six 12-bit registers which are used to size subroutine and interrupt return addresses as well as the current program counter contents

Table 3. Additional RAM/EEPROM Banks.

Device	RAM	EEPROM	LCD RAM
ST62T85B/E85B	2 x 64 bytes	2 x 64 bytes	2 x 64 bytes

Table 4. ST62T85B/E85B Data Memory Space

	•
DATA RAM/EEPROM, LCD RAM	000h
	03Fh 040h
DATA ROM WINDOW AREA	07Fh
X REGISTER	080h
Y REGISTER	081h
V REGISTER	082h
W REGISTER	083h
DATA RAM	084h
	0BFh
PORT A DATA REGISTER	0C0h
PORT B DATA REGISTER	0C1h
SPI INTERRUPT DISABLE REGISTER	0 C2h
PORT C DATA REGISTER	0C3h
PORT A DIRECTION REGISTER	0C4h
PORT B DIRECTION REGISTER	0C5h
PORT C DIRECTION REGISTER	0C6h
RESERVE ) INTERRUPT (P) ICN KEGISTER	0C7h
DATA ROM WILLDOW REGISTER	0C8h* 0C9h*
ROM B/.N°. SELECT REGISTER	0C9h
DATA RAM/EFPK ON., LCD BANK SELECT REGISTER	0CAII 0CBh*
OIT A OPTION REGISTER	0CCh
RESERVED	0CDh
PORT B OPTION REGISTER	0CEh
PORT C OPTION REGISTER	0CFh
A/D DATA REGISTER	0D0h
A/D CONTROL REGISTER	0D1h
TIMER 1 PRESCALER REGISTER	0D2h
TIMER 1 COUNTER REGISTER	0D3h
TIMER 1 STATUS/CONTROL REGISTER	0D4h
RESERVED	0D5h
UART DATA REGISTER	0D6h
UART CONTROL REGISTER	0D7h
WATCHDOG REGISTER	0D8h
	0D9h
RESERVED	0DAh
	0DBh
LCD MODE CONTROL REGISTER	0DCh
SPI DATA REGISTER	0DDh
RESERVED	0DEh
EEPROM CONTROL REGISTER	0DFh
	0E0h
RESERVED	
	0E4h
ARTIMER MODE/CONTROL REGISTER	0E5h
ARTIMER STATUS/CONTROL REGISTER 0	0E6h
ARTIMER STATUS/CONTROL REGISTER 1	0E7h
RESERVED	
ARTIMER RELOAD/CAPTURE REGISTER	0E9h
ARTIMER COMPARE REGISTER	0EAh
ARTIMER LOAD REGISTER	0EBh
	0ECh
RESERVED	
100100000	0FEh
ACCUMULATOR	OFFh
* WRITE ONLY REGISTER	

<sup>\*</sup> WRITE ONLY REGISTER

<u> 577</u>


#### 1.3.5 Data Window Register (DWR)

The Data read-only memory window is located from address 0040h to address 007Fh in Data space. It allows direct reading of 64 consecutive bytes located anywhere in program memory, between address 0000h and 1FFFh (top memory address depends on the specific device). All the program memory can therefore be used to store either instructions or read-only data. Indeed, the window can be moved in steps of 64 bytes along the program memory by writing the appropriate code in the Data Window Register (DWR).

The DWR can be addressed like any RAM location in the Data Space, it is however a write-only register and therefore cannot be accessed using singlebit operations. This register is used to position the 64-byte read-only data window (from address 40h to address 7Fh of the Data space) in program memory in 64-byte steps. The effective address of the byte to be read as data in program memory is obtained by concatenating the 6 least significant bits of the register address given in the instruction (as least significant bits) and the content of the DWR register (as most significant bits), as illustrated in Figure 5 below. For instance, when addressing location 0040h of the Data Space, with 0 loaded in the DWR register, the physical location addressed in program memory is 00h. The DWR register is not cleared on reset, therefore it must be written to prior to the first access to the Data readonly memory window area.

# **Data Window Register (DWR)**

Address: 0C9h — Write Only




Bits 7 = Not used.

Bit 6-0 = **DWR6-DWR0:** Data read-only memory Window Register Bits. These are the Data read-only memory Window bits that correspond to the upper bits of the data read-only memory space.

Caution: This register is undefined on reset. Neither read nor single bit instructions may be used to address this register.

Note: Care is required when handling the DWR register as it is write only. For this reason, the DWR conten's circuld not be changed while executing an interrupt service routine, as the service routine cannot save and then restore the register's previous contents. If it is impossible to avoid writing to the DWR during the interrupt service routine, an image of the register must be saved in a RAM location, and each time the program writes to the DWR, it must also write to the image register. The image register must be written first so that, if an interrupt occurs between the two instructions, the DWR is not affected.

Figure 5. Data read-only meniory Window Memory Addressing



# 1.3.6 Data RAM/EEPROM and LCD RAM Bank Register (DRBR)

Address: CBh — Write only

7							0
-	DRBR6	DRBR5	DRBR4	DRBR3	1	DRBR1	DRBR0

Bit 7 = This bit is not used

Bit 6 - **DRBR6**. This bit, when set, selects LCD RAM Page 2.

Bit 5 - **DRBR5**. This bit, when set, selects LCD RAM Page 1.

Bit 4 - **DRBR4**. This bit, when set, selects RAM Page 2.

Bit 3 - **DRBR3**. This bit, when set, selects RAM Page 1.

Bit2. These bits are not used.

Bit 1 - **DRBR1**. This bit, when set, selects EEPROM Page 1.

Bit 0 - **DRBR0**. This bit, when set, selects EEPROM Page 0.

The selection of the bank is made by programming the Data RAM Bank Switch register (DRBR register) located at address CBh of the Data Space according to Table 1. No more than one take should be set at a time.

The DRBR register can be addressed like a RAM Data Space at the address CLh, nevertheless it is a write only register that cannot be accessed with single-bit operations. This register is used to select the desired 64-byte RAM/EEPROM bank of the Data Space. The number of banks has to be loaded in the DRER register and the instruction has to

point to the selected location as if it was in bank 0 (from 00h address to 3Fh address).

This register is not cleared during the MCU initialization, therefore it must be written before the first access to the Data Space bank region. Refer to the Data Space description for additional information. The DRBR register is not modified when an interrupt or a subroutine occurs.

#### Notes

Care is required when handling the DRBR register as it is write only. For this reason, it is not allowed to change the DRBR contents while executing interrupt service routine, as the service routine cannot save and then restore its previous content. If it is impossible to avoid the writing of this register in interrupt service routine, an in age of this register must be saved in a RAM location, and each time the program writes to ERRR it must write also to the image register. The image register must be written first, so if an interrupt occurs between the two instructions the DRBR is not affected.

In DRBR l'egister, only 1 bit must be set. Otherwise two or more pages are enabled in parallel, producing errors.

Table 5. Data RAM Bank Register Set-up

DRBR	ST62T85B/E85B			
00	None			
01	EEPROM Page 0			
02	EEPROM Page 1			
08	RAM Page 1			
10h	RAM Page 2			
20h	LCD RAM Page 1			
40h	LCD RAM Page 2			
other	Reserved			

#### 1.3.7 EEPROM Description

EEPROM memory is located in 64-byte pages in data space. This memory may be used by the user program for non-volatile data storage.

Data space from 00h to 3Fh is paged as described in Table 6. EEPROM locations are accessed directly by addressing these paged sections of data space.

The EEPROM does not require dedicated instructions for read or write access. Once selected via the Data RAM Bank Register, the active EEPROM page is controlled by the EEPROM Control Register (EECTL), which is described below.

Bit E20FF of the EECTL register must be reset prior to any write or read access to the EEPROM. If no bank has been selected, or if E2OFF is set, any access is meaningless.

Programming must be enabled by setting the E2ENA bit of the EECTL register.

The E2BUSY bit of the EECTL register is set when the EEPROM is performing a programming cycle. Any access to the EEPROM when E2BUSY is set is meaningless.

Provided E2OFF and E2BUSY are reset, an EEP-ROM location is read just like any other data location, also in terms of access time.

Writing to the EEPROM may be carrico out in two modes: Byte Mode (BMODE) ar a Parallel Mode

(PMODE). In BMODE, one byte is accessed at a time, while in PMODE up to 8 bytes in the same row are programmed simultaneously (with consequent speed and power consumption advantages, the latter being particularly important in battery powered circuits).

#### **General Notes:**


Data should be written directly to the intended address in EEPROM space. There is no buffer memory between data RAM and the EEPROM space.

When the EEPROM is busy (E2BUSY - "1") EECTL cannot be accessed in write mode, it is only possible to read the status of F2'B'JSY. This implies that as long as the EEPROM is busy, it is not possible to change the status of the EEPROM Control Register. EECTL bits 4 and 5 are reserved and must never be set.

Care is required when dealing with the EECTL register, as some bits are write only. For this reason, the EECTL contents must not be altered while executing an interrupt service routine.

If it is impossible to avoid writing to this register vithin an interrupt service routine, an image of the register must be saved in a RAM location, and each time the program writes to EECTL it must also write to the image register. The image register must be written to first so that, if an interrupt occurs between the two instructions, the EECTL will not be affected.

Table 6. Row Arrange non, for Parallel Writing of EEPROM Locations



#### **Additional Notes on Parallel Mode:**

If the user wishes to perform parallel programming, the first step should be to set the E2PAR2 bit. From this time on, the EEPROM will be addressed in write mode, the ROW address will be latched and it will be possible to change it only at the end of the programming cycle, or by resetting E2PAR2 without programming the EEPROM. After the ROW address is latched, the MCU can only "see" the selected EEPROM row and any attempt to write or read other rows will produce errors.

The EEPROM should not be read while E2PAR2 is set.

As soon as the E2PAR2 bit is set, the 8 volatile ROW latches are cleared. From this moment on, the user can load data in all or in part of the ROW. Setting E2PAR1 will modify the EEPROM registers corresponding to the ROW latches accessed after E2PAR2. For example, if the software sets E2PAR2 and accesses the EEPROM by writing to addresses 18h, 1Ah and 1Bh, and then sets E2PAR1, these three registers will be modified simultaneously; the remaining bytes in the row will be unaffected.

Note that E2PAR2 is internally reset at the end of the programming cycle. This implies that the user must set the E2PAR2 bit between two parallel programming cycles. Note that if the user tries to set E2PAR1 while E2PAR2 is not set, there will be no programming cycle and the E2PAR1 bit will be unaffected. Consequently, the E2PAR1 bit cannot be set if E2ENA is low. The E2PAR1 bit can be set by the user, only if the E2ENA and E2PAR2 bits are also set.

#### **EEPROM Control Register (EECTL)**

Address: DFh — Read/Write

Reset status: 00h



Bit 7 = **D7**: *Unused*.

Bit 6 = **E2OFF**: Stand-by Enable Bit. WRITE ONLY. If this bit is set the EEPROM is disabled (any access will be meaningless) and the power consumration of the EEPROM is reduced to its lowest value.

Bit 5-4 = **D5-D4**: Reserved. MUST be kept reset.

Bit 3 = **E2PAR1**: Parallel Start Bit. WRITE ONLY. Once in Parallel Mode, as soon as the user software sets the E2PAR1 bit parallel writing of the 8 adjacent registers will start. This bit is internally reset at the end of the programming procedure. Note that less than 8 bit tes can be written if required, the undefined bytes being unaffected by the parallel programming cycle; this is explained in greater detail in the Additional Notes on Parallel Mode overleaf.

Bit 2 = **E2PAR2**: Parallel Mode En. Bit. WRITE ONLY. This bit must be set by the user program in order to perform parallel programming. If E2PAR2 is set and the parallel start bit (E2PAR1) is reset, up to 8 adjacent bytes can be written simultaneously. These 8 adjacent bytes are considered as a row, whose address lines A7, A6, A5, A4, A3 are fixed while A2, A1 and A0 are the changing bits, as illustrated in Table 6. E2PAR2 is automatically reset at the end of any parallel programming procedure. It can be reset by the user software before starting the programming procedure, thus leaving the EEPROM registers unchanged.

Bit 1 = **E2BUSY**: *EEPROM Busy Bit*. READ ON-LY. This bit is automatically set by the EEPROM control logic when the EEPROM is in programming mode. The user program should test it before any EEPROM read or write operation; any attempt to access the EEPROM while the busy bit is set will be aborted and the writing procedure in progress will be completed.

Bit 0 = **E2ENA**: EEPROM Enable Bit. WRITE ON-LY. This bit enables programming of the EEPROM cells. It must be set before any write to the EEP-ROM register. Any attempt to write to the EEP-ROM when E2ENA is low is meaningless and will not trigger a write cycle.

#### 1.4 PROGRAMMING MODES

#### 1.4.1 Option Byte

The Option Byte allows configuration capability to the MCUs. Option byte's content is automatically read, and the selected options enabled, when the chip reset is activated.

It can only be accessed during the programming mode. This access is made either automatically (copy from a master device) or by selecting the OPTION BYTE PROGRAMMING mode of the programmer.

The option byte is located in a non-user map. No address has to be specified.

#### **EPROM Code Option Byte**

7					_		0
-	-	PRO- TECT	1	NMI PULL	1	WDACT	1

Bit 7-6. Reserved.

Bit 5= **PROTECT**. This bit allows the protection of the software contents against piracy. When the bit PROTECT is set high, readout of the OTP contents is prevented by hardware. No programming equipment is able to gain access to the user program. When this bit is low, the user program can be read.

Bit 4. Reserved.

Bit 3 = **NMI PULL**. This bit now the set high to enable the internal pull-up resistor. When low, no pull-up is provided.

Bit 2. Reserved.

Bit 1 = WDAC'i. This bit controls the watchdog activation. When it is high, hardware activation is selected. The software activation is selected when WDACT is low.

Bit 0 = Reserved.

The Option byte is written during programming either by using the PC menu (PC driven Mode) or automatically (stand-alone mode)

#### 1.4.2 Program Memory

EPROM/OTP programming mode is set by a +12.5V voltage applied to the TEST/V<sub>PP</sub> pin. The programming flow of the ST62T85B/E85B is described in the User Manual of the EPROM Programming Board.

The MCUs can be programmed with the ST62E8xB EPROM programming tools available from STMicroelectronics.

#### 1.4.3 EEPROM Data Memory

EEPROM data pages are supplied in the virgin state FFh. Partial or total programming of EEP-ROM data memory can be performed either through the application softwale, or through an external programmer. Any CT Microelectronics tool used for the program meion. y (OTP/EPROM) can also be used to program the EEPROM data memory.

# 1.4.4 EPROM Erasing

The FROM of the windowed package of the MCUs may be erased by exposure to Ultra Violet 'git. The erasure characteristic of the MCUs is such that erasure begins when the memory is exposed to light with a wave lengths shorter than approximately 4000Å. It should be noted that sunlights and some types of fluorescent lamps have wavelengths in the range 3000-4000Å.

It is thus recommended that the window of the MCUs packages be covered by an opaque label to prevent unintentional erasure problems when testing the application in such an environment.

The recommended erasure procedure of the MCUs EPROM is the exposure to short wave ultraviolet light which have a wave-length 2537A. The integrated dose (i.e. U.V. intensity x exposure time) for erasure should be a minimum of 15W-sec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with 12000 $\mu$ W/cm² power rating. The ST62E85B should be placed within 2.5cm (1Inch) of the lamp tubes during erasure.

## **2 CENTRAL PROCESSING UNIT**

#### 2.1 INTRODUCTION

The CPU Core of ST6 devices is independent of the I/O or Memory configuration. As such, it may be thought of as an independent central processor communicating with on-chip I/O, Memory and Peripherals via internal address, data, and control buses. In-core communication is arranged as shown in Figure 6; the controller being externally linked to both the Reset and Oscillator circuits, while the core is linked to the dedicated on-chip peripherals via the serial data bus and indirectly, for interrupt purposes, through the control registers.

#### 2.2 CPU REGISTERS

The ST6 Family CPU core features six registers and three pairs of flags available to the programmer. These are described in the following paragraphs.


**Accumulator (A)**. The accumulator is an 8-bit general purpose register used in all arithmetic calculations, logical operations, and data manipulations. The accumulator can be addressed in Data space as a RAM location at address FFh. Thus the ST6 can manipulate the accumulator just like any other register in Data space.

Indirect Registers (X, Y). These two indirect registers are used as pointers to memory locations in Data space. They are used in the register-indirect addressing mode. These registers can be addressed in the data space as RAM locations at addresses 80h (X) and 81h (Y). They can also be accessed with the direct, short direct, or bit direct addressing modes. Accordingly, the ST6 instruction set can use the indirect registers as any other register of the data space.

Short Direct Registers (V, W). There two registers are used to save a byte in their direct addressing mode. They can be addressed in Data space as RAM locations at addresses 82h (V) and 83h (W). They can also be accessed using the direct and bit direct addressing modes. Thus, the ST6 instruction sat can use the short direct registers as any other egister of the data space.

Program Counter (PC). The program counter is a 12-bit register which contains the address of the next FOM location to be processed by the core. This ROM location may be an opcode, an operand, or the address of an operand. The 12-bit length allows the direct addressing of 4096 bytes in Program space.

Figure 6. ST6 Core Block Diagram



<u> 577</u>

#### **CPU REGISTERS** (Cont'd)

However, if the program space contains more than 4096 bytes, the additional memory in program space can be addressed by using the Program Bank Switch register.

The PC value is incremented after reading the address of the current instruction. To execute relative jumps, the PC and the offset are shifted through the ALU, where they are added; the result is then shifted back into the PC. The program counter can be changed in the following ways:

- JP (Jump) instructionPC=Jump address
- CALL instructionPC= Call address
- Relative Branch Instruction.PC= PC +/- offset
- InterruptPC=Interrupt vectorResetPC= Reset vector
- RET & RETI instructionsPC= Pop (stack)
- Normal instructionPC= PC + 1

Flags (C, Z). The ST6 CPU includes three pairs of flags (Carry and Zero), each pair being associated with one of the three normal modes of operation: Normal mode, Interrupt mode and Non Maskable Interrupt mode. Each pair consists of a CARRY flag and a ZERO flag. One pair (CN, ZN) is used during Normal operation, another pair is used during Interrupt mode (CI, ZI), and a third pair is used in the Non Maskable Interrupt mode (CIMMI, ZN-MI).

The ST6 CPU uses the pair of trags associated with the current mode: as soon as an interrupt (or a Non Maskable Interrept) is generated, the ST6 CPU uses the Interrept mags (resp. the NMI flags) instead of the Normal flags. When the RETI instruction is exercised, the previously used set of flags is nectored. It should be noted that each flag set can unity be addressed in its own context (Non Maskable Interrupt, Normal Interrupt or Main routine). The flags are not cleared during context switching and thus retain their status.


The Carry flag is set when a carry or a borrow occurs during arithmetic operations; otherwise it is cleared. The Carry flag is also set to the value of the bit tested in a bit test instruction; it also participates in the rotate left instruction.

The Zero flag is set if the result of the last arithmetic or logical operation was equal to zero; otherwise it is cleared.

Switching between the three sets of flags is performed automatically when an NMI, an interrupt or a RETI instructions occurs. As the NMI mode is automatically selected after the reset of the MCU, the ST6 core uses at first the NMI flags.

Stack. The ST6 CPU includes a true LIFO hardware stack which eliminates the need for a stack pointer. The stack consists of six separate 12-bit RAM locations that do not belong to the data space RAM area. When a subroutine call (or interrupt request) occurs, the contents of each level are shifted into the next higher level, while the content of the PC is shifted into the first level (the original contents of the sixth stack level are lost). When a subroutine or interrupt return occurs (RET or RETI instructions), the first level register is shifted back into the PC and the value of each level is popped back into the previous level. Since the accumulator, in common with all other acta space registers, is not stored in this stack, management of these registers should be performed within the subroutine. The stack will remain in its "deepest" position if more than 6 nested calls or interrupts are executed, and consequently the last return address will be lost h vill also remain in its highest position if the stack is empty and a RET or RETI is executed. in this case the next instruction will be executed.

Figure 7. ST6 CPU Programming Mode



# 3 CLOCKS, RESET, INTERRUPTS AND POWER SAVING MODES

#### 3.1 CLOCK SYSTEM

#### 3.1.1 Main Oscillator

The MCU features a Main Oscillator which can be driven by an external clock, or used in conjunction with an AT-cut parallel resonant crystal or a suitable ceramic resonator.

Figure 8 illustrates various possible oscillator configurations using an external crystal or ceramic resonator, an external clock input.  $C_{L1}$  an  $C_{L2}$  should have a capacitance in the range 12 to 22 pF for an oscillator frequency in the 4-8 MHz range.

The internal MCU clock Frequency ( $F_{INT}$ ) is divided by 13 to drive the CPU core and by 12 to drive the A/D converter and the watchdog timer, while clock used to drive on-chip peripherals depends on the peripheral as shown in the clock circuit block diagram.

With an 8MHz oscillator frequency, the fastest machine cycle is therefore 1.625µs.

A machine cycle is the smallest unit of time needed to execute any operation (for instance, to increment the Program Counter). An instruction may require two, four, or five machine cycles for execution.

Figure 8. Oscillator Configurations





Figure 9. Clock Circuit Block Diagram



#### 3.2 RESETS

The MCU can be reset in three ways:

- by the external Reset input being pulled low;
- by Power-on Reset;
- by the digital Watchdog peripheral timing out.

#### 3.2.1 RESET Input

The RESET pin may be connected to a device of the application board in order to reset the MCU if required. The RESET pin may be pulled low in RUN, WAIT or STOP mode. This input can be used to reset the MCU internal state and ensure a correct start-up procedure. The pin is active low and features a Schmitt trigger input. The internal Reset signal is generated by adding a delay to the external signal. Therefore even short pulses on the RESET pin are acceptable, provided V<sub>DD</sub> has completed its rising phase and that the oscillator is running correctly (normal RUN or WAIT modes). The MCU is kept in the Reset state as long as the RESET pin is held low.

If RESET activation occurs in the RUN or WAIT modes, processing of the user program is stopped (RUN mode only), the Inputs and Outputs are configured as inputs with pull-up resistors and the main Oscillator is restarted. When the level on the RESET pin then goes high, the initialization sequence is executed following expiry of the invernal delay period.

If RESET pin activation occurs in the STOP mode, the oscillator starts up and all laports and Outputs are configured as inputs vith pull-up resistors. When the level of the PESET pin then goes high, the initialization sequence is executed following expiry of the internal delay period.

# 3.2.2 Power-on Reset

The function of the POR circuit consists in waking up the NCU at an appropriate stage during the polyet-on sequence. At the beginning of this sequence, the MCU is configured in the Reset state: all I/O ports are configured as inputs with pull-up resistors and no instruction is executed. When the power supply voltage rises to a sufficient level, the oscillator starts to operate, whereupon an internal delay is initiated, in order to allow the oscillator to fully stabilize before executing the first instruction. The initialization sequence is executed immediately following the internal delay.


The internal delay is generated by an on-chip counter. The internal reset line is released 2048 internal clock cycles after release of the external reset.

#### Notes:

To ensure correct start-up, the user should take care that the reset signal is not released before the  $V_{DD}$  level is sufficient to allow MCU operation at the chosen frequency (see Recommended Operating Conditions).

A proper reset signal for a slow rising V<sub>DD</sub> supply can generally be provided by an external RC network connected to the RESET pin.

Figure 10. Reset and Interrupt Processing



#### **RESETS** (Cont'd)

# 3.2.3 Watchdog Reset

The MCU provides a Watchdog timer function in order to ensure graceful recovery from software upsets. If the Watchdog register is not refreshed before an end-of-count condition is reached, the internal reset will be activated. This, amongst other things, resets the watchdog counter.

The MCU restarts just <u>as though</u> the Reset had been generated by the RESET pin, including the built-in stabilisation delay period.

#### 3.2.4 Application Notes

No external resistor is required between  $V_{DD}$  and the Reset pin, thanks to the built-in pull-up device.

The POR circuit operates dynamically, in that it triggers MCU initialization on detecting the rising edge of  $V_{DD}$ . The typical threshold is in the region of 2 volts, but the actual value of the detected threshold depends on the way in which  $V_{DD}$  rises.

The POR circuit is NOT designed to supervise static, or slowly rising or falling  $V_{DD}$ .

#### 3.2.5 MCU Initialization Sequence

When a reset occurs the stack is reset, the PC is loaded with the address of the Reset Vector (located in program ROM starting at address OFFEh). A jump to the beginning of the user program must be coded at this address. Following a Peser the Interrupt flag is automatically set, so may the CPU is in Non Maskable Interrupt mode; this prevents the

initialisation routine from being interrupted. The initialisation routine should therefore be terminated by a RETI instruction, in order to revert to normal mode and enable interrupts. If no pending interrupt is present at the end of the initialisation routine, the MCU will continue by processing the instruction immediately following the RETI instruction. If, however, a pending interrupt is present, it will be serviced.

Figure 11. Reset and Interrupt Processing





Figure 12. Reset Block Diagram



<u> 577</u>

# RESETS (Cont'd)

**Table 7. Register Reset Status** 

EEDDOM O ID	Address(es)	Status	Comment
EEPROM Control Register	0DFh		EEPROM enabled
Port Data Registers	0C0h, 0C1h, 0C3h		
Port A,B Direction Register	0C4h to 0C6h		I/O are Input with pull-up
Port A,B Option Register	0CCh, 0CEh, OCFh	00h	
Interrupt Option Register	0C8h	0011	Interrupt disabled
SPI Registers	0C2h, 0DDh		SPI disabled
LCD Mode Control Register	0DCh		LCD display off
UART Control		00h	UART disabled
UART Data Register		0011	OAITT disabled
X, Y, V, W, Register	080H TO 083H		90.
Accumulator	0FFh		-400
Data RAM	084h to 0BFh		
Data RAM/EEPROM/LCDRAM Page Register	0CBh	Undefined	As written if programmed
Data ROM Window Register	0C9h	10	
EEPROM	00h to 03Fh	7/0,	
A/D Result Register	0D0h	0,	
TIMER 1 Status/Control	0D4h	00h	TIMER 1 disabled/Max cour
TIMER 1 Counter Register	0D3h	FFh	loaded
TIMER 1 Prescaler Register	0D2h	7Fh	
Watchdog Counter Register	     0.08h	FEh	
A/D Control Register	0D1h	40h	A/D in Standby
AR TIMER Mode Control Register	0E5h	00h	AR TIMER stopped
AR TIMER Status/Control 1 Rogister	0E6h		
AR TIMER Status/Cวกเบา ?kegister	0E7h		
AR TIMER Compare Fegister	0EAh		
*6			
	0EBh	Undefined	As written if programmed
AR TIMER Lo 20 Register			

23/78

# 3.3 DIGITAL WATCHDOG

The digital Watchdog consists of a reloadable downcounter timer which can be used to provide controlled recovery from software upsets.

The Watchdog circuit generates a Reset when the downcounter reaches zero. User software can prevent this reset by reloading the counter, and should therefore be written so that the counter is regularly reloaded while the user program runs correctly. In the event of a software mishap (usually caused by externally generated interference), the user program will no longer behave in its usual fashion and the timer register will thus not be reloaded periodically. Consequently the timer will decrement down to 00h and reset the MCU. In order to maximise the effectiveness of the Watchdog function, user software must be written with this concept in mind.

Watchdog behaviour is governed by one option, known as "WATCHDOG ACTIVATION" (i.e. HARDWARE or SOFTWARE) (See Table 8).

In the SOFTWARE option, the Watchdog is disabled until bit C of the DWDR register has been set. When the Watchdog is disabled, low power Stop mode is available. Once activated, the Watchdog cannot be disabled, except by resetting the MCU.

In the HARDWARE option, the Watchdog is permanently enabled. Since the oscillator will run continuously, low power mode is not available. The STOP instruction is interpreted as a WAI Cinstruction, and the Watchdog continues to countdown.

When the MCU exits STOP mode (i.e. when an interrupt is generated), the Warrange resumes its activity.

**Table 8. Recommended Option Choices** 

Functions Required	Recommended Options
Stop Mode	"SOFTWARE WATCHDOG"
Watchdog	"HARDWARE WATCHDOG"
Obsolete Product(s)	
Obsolete F.	
C'	


# **DIGITAL WATCHDOG** (Cont'd)

The Watchdog is associated with a Data space register (Digital WatchDog Register, DWDR, location 0D8h) which is described in greater detail in Section 3.3.1 Digital Watchdog Register (DWDR). This register is set to 0FEh on Reset: bit C is cleared to "0", which disables the Watchdog; the timer downcounter bits, T0 to T5, and the SR bit are all set to "1", thus selecting the longest Watchdog timer period. This time period can be set to the user's requirements by setting the appropriate value for bits T0 to T5 in the DWDR register. The SR bit must be set to "1", since it is this bit which generates the Reset signal when it changes to "0"; clearing this bit would generate an immediate Reset

It should be noted that the order of the bits in the DWDR register is inverted with respect to the associated bits in the down counter: bit 7 of the DWDR register corresponds, in fact, to T0 and bit 2 to T5. The user should bear in mind the fact that these bits are inverted and shifted with respect to the physical counter bits when writing to this register. The relationship between the DWDR register bits and the physical implementation of the Watchdog timer downcounter is illustrated in Figure 13.

Only the 6 most significant bits may be used to define the time period, since it is bit 6 which triggers the Reset when it changes to "0". This orien the user a choice of 64 timed periods anding from 3,072 to 196,608 clock cycles (with an oscillator frequency of 8MHz, this is equivalent to timer periods ranging from 384µs to 21.576ms).

Figure 13. Watchdog Counter Control



**47/** 

)bsolete

# **DIGITAL WATCHDOG** (Cont'd)

## 3.3.1 Digital Watchdog Register (DWDR)

Address: 0D8h — Read/Write Reset status: 1111 1110b

7							0
ТО	T1	T2	Т3	T4	T5	SR	С

Bit 0 = **C**: Watchdog Control bit

If the hardware option is selected, this bit is forced high and the user cannot change it (the Watchdog is always active). When the software option is selected, the Watchdog function is activated by setting bit C to 1, and cannot then be disabled (save by resetting the MCU).

When C is kept low the counter can be used as a 7-bit timer.

This bit is cleared to "0" on Reset.

Bit 1 = SR: Software Reset bit

This bit triggers a Reset when cleared.

When C = "0" (Watchdog disabled) it is the MSB of the 7-bit timer.

This bit is set to "1" on Reset.

Josolete Product(s)

It should be noted that the register bits are reversed and shifted with respect to the physical counter: bit-7 (T0) is the LSB of the Watchdog downcounter and bit-2 (T5) is the MSB.

These bits are set to "1" on Reset.

### 3.3.2 Application Notes

The Watchdog plays an important supporting role in the high noise immunity of ST62xx devices, and should be used wherever possible. Watchdog related options should be selected on the basis of a trade-off between application security and STOP mode availability.

When STOP mode is not required, hardware activation should be preferred, is it provides maximum security, especially during power-on.

When software activation is selected and the Watchdog is not ac vated, the downcounter may be used as a simple 7-bit timer (remember that the bits are in reverse order).

The software activation option should be chosen only when the Watchdog counter is to be used as a timor. To ensure the Watchdog has not been unexpectedly activated, the following instructions should be executed within the first 27 instructions:

# **DIGITAL WATCHDOG** (Cont'd)


These instructions test the C bit and Reset the MCU (i.e. disable the Watchdog) if the bit is set (i.e. if the Watchdog is active), thus disabling the Watchdog.

In all modes, a minimum of 28 instructions are executed after activation, before the Watchdog can generate a Reset. Consequently, user software

should load the watchdog counter within the first 27 instructions following Watchdog activation (software mode), or within the first 27 instructions executed following a Reset (hardware activation).

It should be noted that when the GEN bit is low (interrupts disabled), the NMI interrupt is active but cannot cause a wake up from STOP/WAIT modes.

Figure 14. Digital Watchdog Block Diagram



#### 3.4 INTERRUPTS

The CPU can manage four Maskable Interrupt sources, in addition to a Non Maskable Interrupt source (top priority interrupt). Each source is associated with a specific Interrupt Vector which contains a Jump instruction to the associated interrupt service routine. These vectors are located in Program space (see Table 9).

When an interrupt source generates an interrupt request, and interrupt processing is enabled, the PC register is loaded with the address of the interrupt vector (i.e. of the Jump instruction), which then causes a Jump to the relevant interrupt service routine, thus servicing the interrupt.

Interrupt sources are linked to events either on external pins, or on chip peripherals. Several events can be ORed on the same interrupt source, and relevant flags are available to determine which event triggered the interrupt.

The Non Maskable Interrupt request has the highest priority and can interrupt any interrupt routine at any time; the other four interrupts cannot interrupt each other. If more than one interrupt request is pending, these are processed by the processor core according to their priority level: source #1 has the higher priority while source #4 the lower. The priority of each interrupt source is fixed.

Table 9. Interrupt Vector Map

Interrupt Source	Priority	Vector Address
Interrupt source #0	1	(FCh-FFDh)
Interrupt source #1	2	(FF6h-FF7h)
Interrupt source #2	3	(FF4h-FF5h)
Interrupt source #3	4	(FF2h-FF3h)
Interrupt source '4	5	(FF0h-FF1h)

# 3.4.1 Interrupt request

All interrupt sources but the Non Maskable Interrupt source can be disabled by setting accordingly the GEN bit of the Interrupt Option Register (IOR). This GEN bit also defines if an interrupt source, including the Non Maskable Interrupt source, can restart the MCU from STOP/WAIT modes.

Interrupt request from the Non Maskable Interrupt source #0 is latched by a flip flop which is automat-

ically reset by the core at the beginning of the non-maskable interrupt service routine.

Interrupt request from source #1 can be configured either as edge or level sensitive by setting accordingly the LES bit of the Interrupt Option Register (IOR).

Interrupt request from source #2 are always edge sensitive. The edge polarity can be configured by setting accordingly the ESB bit of the Interrupt Option Register (IOR).

Interrupt request from sources #3 & #4 are level sensitive.

In edge sensitive mode, a latch is set when a edge occurs on the interrupt source line and is cleared when the associated interrupt routine is started. So, the occurrence of an in errupt can be stored, until completion of the running interrupt routine before being processed. If several interrupt requests occurs before completion of the running interrupt routine, and the first request is stored.

Storage of interrupt requests is not available in level scrisure mode. To be taken into account, the low level must be present on the interrupt pin when the MCU samples the line after instruction execution.

At the end of every instruction, the MCU tests the interrupt lines: if there is an interrupt request the next instruction is not executed and the appropriate interrupt service routine is executed instead.

**Table 10. Interrupt Option Register Description** 

GEN	SET	Enable all interrupts
GLIN	CLEARED	Disable all interrupts
ESB	SET	Rising edge mode on inter- rupt source #2
	CLEARED	Falling edge mode on inter- rupt source #2
LES	SET	Level-sensitive mode on interrupt source #1
LLS	CLEARED	Falling edge mode on inter- rupt source #1
OTHERS	NOT USED	

#### **INTERRUPTS** (Cont'd)

#### 3.4.2 Interrupt Procedure

The interrupt procedure is very similar to a call procedure, indeed the user can consider the interrupt as an asynchronous call procedure. As this is an asynchronous event, the user cannot know the context and the time at which it occurred. As a result, the user should save all Data space registers which may be used within the interrupt routines. There are separate sets of processor flags for normal, interrupt and non-maskable interrupt modes, which are automatically switched and so do not need to be saved.

The following list summarizes the interrupt procedure:

#### MCU

- The interrupt is detected.
- The C and Z flags are replaced by the interrupt flags (or by the NMI flags).
- The PC contents are stored in the first level of the stack.
- The normal interrupt lines are inhibited (NMI still active).
- The first internal latch is cleared.
- -The associated interrupt vector is loaded in the PC.

WARNING: In some circumstances, when a maskable interrupt occurs while the ST6 care is in NORMAL mode and especially during the execution of an "Idi IOR, 00h" instruction (assabling all maskable interrupts): if the interrupt arrives during the first 3 cycles of the "Idi" pastruction (which is a 4-cycle instruction) the some will switch to interrupt mode BUT the flags CN and ZN will NOT switch to the interrupt pair CI and ZI.

#### User


- User selected registers are saved within the interrupt service routine (normally on a software stack).
- The source of the interrupt is found by polling the interrupt flags (if more than one source is associated with the same vector).
- The interrupt is serviced.
- Return from interrupt (RETI)

#### MCU

 Automatically the MCU switches back to the normal flag set (or the interrupt flag set) and pops the previous PC value from the stack.

The interrupt routine usually begins by the identifying the device which generated the interrupt request (by polling). The user should save the registers which are used within the interrupt routine in a software stack. After the RETI instruction is executed, the MCU returns to the main routine.

Figure 15. Interrupt Processing Flow Chart



# INTERRUPTS (Cont'd)

#### 3.4.3 Interrupt Option Register (IOR)

The Interrupt Option Register (IOR) is used to enable/disable the individual interrupt sources and to select the operating mode of the external interrupt inputs. This register is write-only and cannot be accessed by single-bit operations.

Address: 0C8h — Write Only

Reset status: 00h

7	-	-	_	_	_	_	0
-	LES	ESB	GEN	-	-	-	-

Bit 7, Bits 3-0 = Unused.

Bit 6 = **LES**: Level/Edge Selection bit.

When this bit is set to one, the interrupt source #1 is level sensitive. When cleared to zero the edge sensitive mode for interrupt request is selected.

Bit 5 = **ESB**: Edge Selection bit.

The bit ESB selects the polarity of the interrupt source #2.

Bit 4 = **GEN**: *Global Enable Interrupt*. When this bit is set to one, all interrupts are enabled. When this bit is cleared to zero all the interrupts (excluding NMI) are disabled.

When the GEN bit is low, the NMI interrupt is active but cannot cause a wake up from STOP/WAIT modes.

This register is cleared on reset.

# 3.4.4 Interrupt sources

Interrupt sources available on the ST62E85B/T80B are summarized in the Table 11 with associated mask bit to enable/disable the interrupt request.


Table 11. Interrupt Requests and Mask Bits

Peripheral	Register	Address Register	Mask b'c	Masked Interrupt Source	Interrupt source
GENERAL	IOR	C8h	GFN	All Interrupts, excluding NMI	All
TIMER 1	TSCR1	D4h	ETI	TMZ: TIMER Overflow	source 3
A/D CONVERTER	ADCR	D1h	EAI	EOC: End of Conversion	source 4
SPI	SPI	C2h	ALL	End of Transmission	source 1
Port PAn	ORPA-DRPA	Con C-th	ORPAn-DRPAn	PAn pin	source 2
Port PBn	ORPB-DRPB	C1:1-C5h	ORPBn-DRPBn	PBn pin	source 2
Port PCn	ORPC-DRPC	C6h-CFh	ORPCn-DRPCn	PCn pin	source 2
ARTIMER	ARVIC	E5h	OVIE CPIE	OVF: ARTIMER Overflow CPF: Successful Compare	source 3
UART	UARTCR	D7h	RXIEN TXIEN	RXRDY: byte received TXMT: byte sent	source 4

<u> 577</u>

# **INTERRUPTS** (Cont'd)

Figure 16. Interrupt Block Diagram



#### 3.5 POWER SAVING MODES

The WAIT and STOP modes have been implemented in the ST62xx family of MCUs in order to reduce the product's electrical consumption during idle periods. These two power saving modes are described in the following paragraphs.

#### 3.5.1 WAIT Mode

The MCU goes into WAIT mode as soon as the WAIT instruction is executed. The microcontroller can be considered as being in a "software frozen" state where the core stops processing the program instructions, the RAM contents and peripheral registers are preserved as long as the power supply voltage is higher than the RAM retention voltage. In this mode the peripherals are still active

WAIT mode can be used when the user wants to reduce the MCU power consumption during idle periods, while not losing track of time or the capability of monitoring external events. The active oscillator is not stopped in order to provide a clock signal to the peripherals. Timer counting may be enabled as well as the Timer interrupt, before entering the WAIT mode: this allows the WAIT mode to be exited when a Timer interrupt occurs. The same applies to other peripherals which use the clock signal.

If the WAIT mode is exited due to a Reset (either by activating the external pin or generated by the Watchdog), the MCU enters a normal reset procedure. If an interrupt is generated during WAIT mode, the MCU's behaviour depends on the state

of the processor core prior to the WAIT instruction, but also on the kind of interrupt request which is generated. This is described in the following paragraphs. The processor core does not generate a delay following the occurrence of the interrupt, because the oscillator clock is still available and no stabilisation period is necessary.

#### 3.5.2 STOP Mode

If the Watchdog is disabled, STOP mode is available. When in STOP mode, the MCU is placed in the lowest power consumption mode. In this operating mode, the microcontroller can be considered as being "frozen", no instruction is executed, the oscillator is stopped, the RAM contents and peripheral registers are preserted as long as the power supply voltage is higher than the RAM retention voltage, and the STC2xx core waits for the occurrence of an external interrupt request or a Reset to exit the STC1P state.

If the STOP state is exited due to a Reset (by activating the external pin) the MCU will enter a normal rese procedure. Behaviour in response to intercepts depends on the state of the processor core prior to issuing the STOP instruction, and also on the kind of interrupt request that is generated.

This case will be described in the following paragraphs. The processor core generates a delay after occurrence of the interrupt request, in order to wait for complete stabilisation of the oscillator, before executing the first instruction.

#### POWER SAVING MODE (Cont'd)

#### 3.5.3 Exit from WAIT and STOP Modes

The following paragraphs describe how the MCU exits from WAIT and STOP modes, when an interrupt occurs (not a Reset). It should be noted that the restart sequence depends on the original state of the MCU (normal, interrupt or non-maskable interrupt mode) prior to entering WAIT or STOP mode, as well as on the interrupt type.

Interrupts do not affect the oscillator selection.

#### 3.5.3.1 Normal Mode

If the MCU was in the main routine when the WAIT or STOP instruction was executed, exit from Stop or Wait mode will occur as soon as an interrupt occurs; the related interrupt routine is executed and, on completion, the instruction which follows the STOP or WAIT instruction is then executed, providing no other interrupts are pending.

#### 3.5.3.2 Non Maskable Interrupt Mode

If the STOP or WAIT instruction has been executed during execution of the non-maskable interrupt routine, the MCU exits from the Stop or Wait mode as soon as an interrupt occurs: the instruction which follows the STOP or WAIT instruction is executed, and the MCU remains in non-maskable interrupt mode, even if another interrupt has been generated.

#### 3.5.3.3 Normal Interrupt Mode

If the MCU was in interrupt mode pefore the STOP or WAIT instruction was executed, it exits from STOP or WAIT mode as soon as an interrupt occurs. Nevertheless, and cases must be considered:

If the interrupt is a normal one, the interrupt routine in which the WAIT or STOP mode was en-

tered will be completed, starting with the execution of the instruction which follows the STOP or the WAIT instruction, and the MCU is still in the interrupt mode. At the end of this routine pending interrupts will be serviced in accordance with their priority.

In the event of a non-maskable interrupt, the non-maskable interrupt service routine is processed first, then the routine in which the WAIT or STOP mode was entered will be completed by executing the instruction following the STOP or WAIT instruction. The MCU remains in normal interrupt mode.

#### Notes:

To achieve the lowest power consumption during RUN or WAIT modes. the user program must take care of:

- configuring unused !/Os as inputs without pull-up (these should be externally tied to well defined logic lev \*!s\*);
- placing all peripherals in their power down mores before entering STOP mode;

When the hardware activated Watchdog is selected, or when the software Watchdog is enabled, the STOP instruction is disabled and a WAIT instruction will be executed in its place.

If all interrupt sources are disabled (GEN low), the MCU can only be restarted by a Reset. Although setting GEN low does not mask the NMI as an interrupt, it will stop it generating a wake-up signal.

The WAIT and STOP instructions are not executed if an enabled interrupt request is pending.

# **4 ON-CHIP PERIPHERALS**

#### **4.1 I/O PORTS**

The MCU features Input/Output lines which may be individually programmed as any of the following input or output configurations:

- Input without pull-up or interrupt
- Input with pull-up and interrupt
- Input with pull-up, but without interrupt
- Analog input
- Push-pull output
- Open drain output

The lines are organised as bytewise Ports.

Each port is associated with 3 registers in Data space. Each bit of these registers is associated with a particular line (for instance, bits 0 of Port A Data, Direction and Option registers are associated with the PA0 line of Port A).

The DATA registers (DRx), are used to read the voltage level values of the lines which have been configured as inputs, or to write the logic value of the signal to be output on the lines configured as outputs. The port data registers can be read to get the effective logic levels of the pins, but they can

be also written by user software, in conjunction with the related option registers, to select the different input mode options.


Single-bit operations on I/O registers are possible but care is necessary because reading in input mode is done from I/O pins while writing will directly affect the Port data register causing an undesired change of the input configuration.

The Data Direction registers (DDRx) allow the data direction (input or output) of each pin to be set.

The Option registers (ORx) are used to select the different port options available both in input and in output mode.

All I/O registers can be read or written to just as any other RAM rocation in Data space, so no extra RAM cells are needed for port data storage and manipulation. During MCU initialization, all I/O registers are cleared and the input mode with pull-ups and no interrupt generation is selected for all the pins, thus avoiding pin conflicts.

Figure 17. I/O Port Block Diagram



<u> 577</u>

#### I/O PORTS (Cont'd)

#### 4.1.1 Operating Modes

Each pin may be individually programmed as input or output with various configurations.

This is achieved by writing the relevant bit in the Data (DR), Data Direction (DDR) and Option registers (OR). Table 12 illustrates the various port configurations which can be selected by user software.

## 4.1.1.1 Input Options

Pull-up, High Impedance Option. All input lines can be individually programmed with or without an internal pull-up by programming the OR and DR registers accordingly. If the pull-up option is not selected, the input pin will be in the high-impedance state.

## 4.1.1.2 Interrupt Options

All input lines can be individually connected by software to the interrupt system by programming the OR and DR registers accordingly. The interrupt trigger modes (falling edge, rising edge and low level) can be configured by software as described in the Interrupt Chapter for each port.

# 4.1.1.3 Analog Input Options

Some pins can be configured as analog inputs by programming the OR and DR registers accordingly. These analog inputs are connected to the onchip 8-bit Analog to Digital Converter. ONE pin should be programmed as an arraleg input at any time, since by selecting more than one input simultaneously their pins will be effectively short-

Table 12. I/O Port Option Selection

	DDR	OR	DR	Mode	Option		
	0	0	0	Input	With pull-up, no interr יבנ		
	0	0	1	Input	No pull-up, no in err upt		
	0	1	0	Input	With pull-up and with interrupt		
	0	1	1	Input	Analog input (when available)		
	1	0	Χ	Output	Open-drain output (20mA sink when available)		
	1	1	Χ	Output	Push-pull output (20mA sink when available)		
	1 1 X Output Push-pull output (20mA sink when available)  Note: X = Don't care						
0	03						

**/**7/

#### I/O PORTS (Cont'd)

#### 4.1.2 Safe I/O State Switching Sequence

Switching the I/O ports from one state to another should be done in a sequence which ensures that no unwanted side effects can occur. The recommended safe transitions are illustrated in Figure 18. All other transitions are potentially risky and should be avoided when changing the I/O operating mode, as it is most likely that undesirable side-effects will be experienced, such as spurious interrupt generation or two pins shorted together by the analog multiplexer.

Single bit instructions (SET, RES, INC and DEC) should be used with great caution on Ports Data registers, since these instructions make an implicit read and write back of the entire register. In port input mode, however, the data register reads from the input pins directly, and not from the data register latches. Since data register information in input mode is used to set the characteristics of the input pin (interrupt, pull-up, analog input), these may be unintentionally reprogrammed depending on the state of the input pins. As a general rule, it is better to limit the use of single bit instructions on data registers to when the whole (8-bit) port is in output mode. In the case of inputs or of mixed inputs and

outputs, it is advisable to keep a copy of the data register in RAM. Single bit instructions may then be used on the RAM copy, after which the whole copy register can be written to the port data register:


SET bit, datacopy LD a, datacopy LD DRA, a

Warning: Care must also be taken to not use instructions that act on a whole port register (INC, DEC, or read operations) when all 8 bits are not available on the device. Unavailable bits must be masked by software (AND instruction).

The WAIT and STOP instructions allow the ST62xx to be used in studions where low power consumption is need. The lowest power consumption is achieved by configuring I/Os in input mode with well-defined logic levels.

The user must take care not to switch outputs with heavy loads during the conversion of one of the analog inputs in order to avoid any disturbance to the conversion.

Figure 18. Diagram showing Safe I/O State Transitions



Note \*. xxx = DDR, OR, DR Bits respectively

# I/O PORTS (Cont'd)

Table 13. I/O Port configuration for the ST62T85B/E85B

MODE	AVAILABLE ON <sup>(1)</sup>	SCHEMATIC
Input	PA4-PA7 PB0-PB3 PC4-PC7	Data in Inter. upt
Input with pull up (Reset state)	PA4-PA7 PB0-PB3 PC4-PC7	Data in Interrupt
Input with pull up with interrupt	PA4-PA7 PB0-PB3 PC4-PC7	Data in Interrupt
Analog Input	PB0-PL3 PC4-507	ADC
Open drain output 5.mA  Open drain output 20mA	PA4-PA7 PB0-PB3 PC4-PC7 PA4-PA7	Data out
Push-pull output 5mA	PB0-PB3 PC4-PC7	Data out
Push-pull output 20mA Sink	PA4-PA7	

Note 1. Provided the correct configuration has been selected.

## I/O PORTS (Cont'd)

#### 4.1.3 SPI alternate functions

PA6/Sin and PA5/Scl pins must be configured as input through the DDR and OR registers to be used as data in and data clock (Slave mode) for the SPI. All input modes are available and I/O's can be read independently of the SPI at any time.

gured as justers to be to JART. Value pres is the Data register consistency of the present of th

#### 4.1.4 UART alternate functions

PB0/RXD1 pin must be configured as input through the DDR and OR registers to be used as reception line for the UART. All input modes are available and PB0 can be read independently of the UART at any time.

PB1/TXD1 pin must be configured as output through the DDR and OR registers to be used as transmission line for the UART. Value present on the pin in output mode is the Data register content




Figure 19. Peripheral Interface Configuration of Serial I/O TImer 1, ARTimer

## I/O PORTS (Cont'd)

## 4.1.5 I/O Port Option Registers ORA/B/C (CCh PA, CEh PB, CFh PC)

Read/Write

7	-						0
Px7	Px6	Px5	Px4	Px3	Px2	Px1	Px0

7					_		0		7	_				_	_	0
Px7	Px6	Px5	Px4	Px3	Px2	Px1	Px0		Px7	Px6	Px5	Px4	Px3	Px2	Px1	Px0
Bit 7-0	) = Px	7 - Px	<b>0</b> : Por	t A, B,	С Ор	tion R	egiste	r	Bit 7-0	) = <b>P</b> x	7 - Px	<b>0</b> : Poi	t A, B	, C Da	ata Re	giste
1.6 <b>DRA</b> ead/	<b>I/O Po</b> <b>I/B/C (</b> Write	rt Data C4h P	a Dire PA, C5	ction I h PB,	Regist C6h P	ers C)			bits.						15	
7 Dv7	Dv6	Dv6	Dv4	Dv2	Dv2	Dv1	0 Pv0	1					-2	UC		
	- XO	7.5	2.5	4 . 5	F X 2	[ FX ]	FXU					05	0			
Regis	ters bi	ts.	(U: Po	π Α, Ε	3, C D	ата Di	rection	1			40					
										$O/\epsilon$	5					
									D <sub>2</sub>							
						1/5										
				2	N.C.											
			01	O	•											
		× (2)		•												
	76															
05																

## 4.1.7 I/O Port Data Registers DRA/B/C (C0h PA, C1h PB, C3h PC) Read/Write

7				ā.	ā.		0
Px7	Px6	Px5	Px4	Px3	Px2	Px1	Px0

#### 4.2 TIMER

The MCU features an on-chip Timer peripheral, consisting of an 8-bit counter with a 7-bit programmable prescaler, giving a maximum count of 2<sup>15</sup>. The peripheral may be configured in three different operating modes.


Figure 20 shows the Timer Block Diagram. The external TIMER pin is available to the user. The content of the 8-bit counter can be read/written in the Timer/Counter register, TCR, while the state of the 7-bit prescaler can be read in the PSC register. The control logic device is managed in the TSCR register as described in the following paragraphs.

The 8-bit counter is decremented by the output (rising edge) coming from the 7-bit prescaler and can be loaded and read under program control. When it decrements to zero then the TMZ (Timer Zero) bit in the TSCR is set to "1". If the ETI (Enable Timer Interrupt) bit in the TSCR is also set to "1", an interrupt request is generated as described in the Interrupt Chapter. The Timer interrupt can be used to exit the MCU from WAIT mode.

The prescaler input can be the internal frequency f<sub>INT</sub> divided by 12 or an external clock applied to the TIMER pin. The prescaler decrements on the rising edge. Depending on the division factor programmed by PS2, PS1 and PS0 bits in the TSCR. The clock input of the timer/counter register is multiplexed to different sources. For division factor 1, the clock input of the prescaler is also that of timer/counter; for factor 2, bit 0 of the prescaler register is connected to the clock input of TCR. This bit changes its state at half the frequency of the prescaler input clock. For factor 4, bit 1 of the FSC is connected to the clock input of TCR, and so forth. The prescaler initialize bit, PSI, in the TSCR register must be set to "1" to allow the prescaler (and hence the counter) to start. If it is cleared to "0", all the prescaler bits are set to '1" and the counter is inhibited from country. The prescaler can be loaded with any value between 0 and 7Fh, if bit PSI is set to "1". The prescaler tap is selected by means of the PS2/PS1/PS0 bits in the control reg-

Figure 21 illustrates the Timer's working principle.

Figure 20. Timer Block Diagram



## TIMER (Cont'd)

## 4.2.1 Timer Operating Modes

There are three operating modes, which are selected by the TOUT and DOUT bits (see TSCR register). These three modes correspond to the two clocks which can be connected to the 7-bit prescaler ( $f_{\rm INT}$  ÷ 12 or TIMER pin signal), and to the output mode.

#### 4.2.1.1 Gated Mode

(TOUT = "0", DOUT = "1")

In this mode the prescaler is decremented by the Timer clock input ( $f_{INT} \div 12$ ), but ONLY when the signal on the TIMER pin is held high (allowing pulse width measurement). This mode is selected by clearing the TOUT bit in the TSCR register to "0" (i.e. as input) and setting the DOUT bit to "1".

## 4.2.1.2 Event Counter Mode

(TOUT = "0", DOUT = "0")

In this mode, the TIMER pin is the input clock of the prescaler which is decremented on the rising edge.

### 4.2.1.3 Output Mode

(TOUT = "1", DOUT = data out)

The TIMER pin is connected to the DOUT latch, hence the Timer prescaler is clocked by the prescaler clock input ( $f_{INT} \div 12$ ).

The user can select the desired prescaler division ratio through the PS2, PS1, PS0 bits. When the TCR count reaches 0, it sets the TMZ bit in the TSCR. The TMZ bit can be tested under program control to perform a timer function whenever it goes high. The low-to-high TMZ bit transition is used to latch the DOUT bit of the TSCR and transfer it to the TIMER pin. This operating mode allows external signal generation on the TIMER pin.


**Table 14. Timer Operating Modes** 

TOUT	DOUT	Timer Pin	Timer Function
0	0	Input	Event Counter
0	1	Input	Gated Input
1	0	Output	Output "0"
1	1	Output	Output "1"

#### 4.2.2 Timer Interrupt

When the counter register decrements to zero with the ETI (Examle Timer Interrupt) bit set to one, an interrupt request is generated as described in the Interrupt Chapter. When the counter decrements to zero, the TMZ bit in the TSCR register is set to one

Figure 21. Timer Working Principle



*S* 

#### TIMER (Cont'd)

### 4.2.3 Application Notes

TMZ is set when the counter reaches zero; however, it may also be set by writing 00h in the TCR register or by setting bit 7 of the TSCR register. The TMZ bit must be cleared by user software when servicing the timer interrupt to avoid undesired interrupts when leaving the interrupt service routine. After reset, the 8-bit counter register is loaded with 0FFh, while the 7-bit prescaler is loaded with 07Fh, and the TSCR register is cleared. This means that the Timer is stopped (PSI="0") and the timer interrupt is disabled.

If the Timer is programmed in output mode, the DOUT bit is transferred to the TIMER pin when TMZ is set to one (by software or due to counter decrement). When TMZ is high, the latch is transparent and DOUT is copied to the timer pin. When TMZ goes low, DOUT is latched.

A write to the TCR register will predominate over the 8-bit counter decrement to 00h function, i.e. if a write and a TCR register decrement to 00h occur simultaneously, the write will take precedence, and the TMZ bit is not set until the 8-bit counter reaches 00h again. The values of the TCR and the PSC registers can be read accurately at any time.

## 4.2.4 Timer Registers

## Timer Status Control Register (TSCI?)

Address: 0D4h - Read/Write

7							0
TMZ	ETI	TOUT	DOU"	P3I	PS2	PS1	PS0

Bit 7 = **TMZ**:  $Ti \gamma er Zero bit$ 

A low-to-high transition indicates that the timer count register has decrement to zero. This bit must be sleared by user software before starting a new count.

Bit 6 = ETI: Enable Timer Interrupt

When set, enables the timer interrupt request. If ETI=0 the timer interrupt is disabled. If ETI=1 and TMZ=1 an interrupt request is generated.

Bit 5 = **TOUT**: Timers Output Control

When low, this bit selects the input mode for the TIMER pin. When high the output mode is selected.

Bit 4 = **DOUT**: Data Output

Data sent to the timer output when TMZ is set high (output mode only). Input mode selection (input mode only).

Bit 3 = **PSI**: Prescaler Initialize Bit

Used to initialize the prescaler and inhibit its counting. When PSI="0" the prescaler is set to 7Fh and the counter is inhibited. When PSI="1" the prescaler is enabled to count downwards. As long as PSI="0" both counter and prescaler are not running.


Bit 2, 1, 0 = **PS2**, **PS1**, **PS0**: Prescaler ivius. Select. These bits select the division ratio of the prescaler register.

Table 15. Prescaler Division Factors

PS2	P91	PS0	Divided by				
0	7	0	1				
0	0	1	2				
0	1	0	4				
5	1	1	8				
S	0	0	16				
1	0	1	32				
1	1	0	64				
1	1	1	128				

## Timer Counter Register TCR


Address: 0D3h — Read/Write



Bit 7-0 = **D7-D0**: *Counter Bits.* 

## **Prescaler Register PSC**

Address: 0D2h — Read/Write



Bit 7 = D7: Always read as "0". Bit 6-0 = D6-D0: Prescaler Bits.

### 4.3 AUTO-RELOAD TIMER

The Auto-Reload Timer (AR Timer) on-chip peripheral consists of an 8-bit timer/counter with compare and capture/reload capabilities and of a 7-bit prescaler with a clock multiplexer, enabling the clock input to be selected as f<sub>INT</sub>, f<sub>INT/3</sub>. A Mode Control Register, ARMC, two Status Control Registers, ARSC0 and ARSC1, allow the Auto-Reload Timer to be used in 2 modes:

- Auto-reload mode,
- Output compare,

The AR Timer can be used to wake the MCU from WAIT mode with an internal clock. A Load register allows the program to read and write the counter on the fly.

#### 4.3.1 AR Timer Description

The AR COUNTER is an 8-bit up-counter incremented on the input clock's rising edge. The counter is loaded from the ReLoad/Capture Register, ARRC, for auto-reload operations, as well as for initialization. Direct access to the AR counter is not possible; however, by reading or writing the ARLR load register, it is possible to read or write the counter's contents on the fly.

The AR Timer's input clock can be either the internal clock (from the Oscillator Divider), or the internal clock divided by 3. Selection between these clock sources is effected by suitably programming bits CC0-CC1 of the ARSC1 register. The output of the AR Multiplexer feeds the 7 bit programmable AR Prescaler, ARPSC, which selects one of the 8 available taps of the prescaler, as defined by PSC0-PSC2 in the AR Mode Control Register. Thus the division factor of the prescaler can be set to 2n (where n = 0, 1,...7).

The clock input to the AR counter is enabled by the TEN (Timer Enable) bit in the ARMC register. When ien is reset, the AR counter is stopped and the prescaler and counter contents are frozen. When TEN is set, the AR counter runs at the rate of the selected clock source. The counter is cleared on system reset.

The AR counter may also be initialized by writing to the ARLR load register, which also causes an immediate copy of the value to be placed in the AR counter, regardless of whether the counter is running or not. Initialization of the counter, by either method, will also clear the ARPSC register, where-upon counting will start from a known value.

## 4.3.2 Timer Auto-reload Operating Modes

The free running 8-bit counter is fed by the prescaler's output, and is incremented on every rising edge of the clock signal.

When a counter overflow occurs, the counter is automatically reloaded with the contents of the Reload/Capture Register, ARCC. The period between two overflows is then controlled by the prescaler setting and by the auto-reload value present in the Reload/Capture register, ARCC.

On overflow, the OVF flag of the ARSCO register is set and an overflow interrupt request is generated if the overflow interrupt anable bit, OVIE, in the Mode Control Register (ARMC), is set. The OVF flag must be reset by the user software.

When the counter reaches the compare value, the CPF flag of the ARSCO register is set and a compare interrupt request is generated, if the Compare Interrupt enable bit, CPIE, in the Mode Control Pegister (ARMC), is set.

**Notes.** The compare value loaded in the Compare Register, ARCP, must be in the range from (AR-RC) to 255.

The ARTC counter is initialized by writing to the ARRC register and by then setting the TCLD (Timer Load) and the TEN (Timer Clock Enable) bits in the Mode Control register, ARMC.


Enabling and selection of the clock source is controlled by the CC0, CC1, SL0 and SL1 bits in the Status Control Register, ARSC1. The prescaler division ratio is selected by the PS0, PS1 and PS2 bits in the ARSC1 register.

The clock frequency should not be modified while the counter is counting, since the counter may be set to an unpredictable value. For instance, the multiplexer setting should not be modified while the counter is counting.

Loading of the counter by any means (by auto-reload, through ARLR, ARRC or by the Core) resets the prescaler at the same time.

## AUTO-RELOAD TIMER (Cont'd)

Figure 22. AR Timer Block Diagram



## **AUTO-RELOAD TIMER** (Cont'd)

### 4.3.3 AR Timer Registers

## AR Mode Control Register (ARMC)

Address: E5h — Read/Write

Reset status: 00h

7							0
TCLD	TEN	-	-	CPIE	OVIE	-	-

The AR Mode Control Register ARMC is used to program the different operating modes of the AR Timer, to enable the clock and to initialize the counter. It can be read and written to by the Core and it is cleared on system reset (the AR Timer is disabled).

Bit 7 = **TLCD**: *Timer Load Bit.* This bit, when set, will cause the contents of ARRC register to be loaded into the counter and the contents of the prescaler register, ARPSC, are cleared in order to initialize the timer before starting to count. This bit is write-only and any attempt to read it will yield a logical zero.

Bit 6 = **TEN**: Timer Clock Enable. This bit, when set, allows the timer to count. When cleared, it will stop the timer and freeze ARPSC and ARTSC.

Bit 5-4. Reserved. Must be cleared to zero

Bit 3 = **CPIE**: Compare Interrupt Enable. This bit, when set, enables the compare in errupt request. If CPIE is reset, the compare interrupt request is masked. If CPIE is set and the related flag, CPF, in the ARSCO register is also set, an interrupt request is generated.

Bit 2 = **OVIE**: Overflow Interrupt. This bit, when set, enables the overflow interrupt request. If OVIE is reset, the compare interrupt request is masked. If OVIE is set and the related flag, OVF in the ARSC0 register is also set, an interrupt request is generated.


Bit 1-0. Reserved. Must be cleared to zero

AR Timer Status/Control Registers ARSC0 & ARSC1. These registers contain the AR Timer status information bits and also allow the programming of clock sources, active edge and prescaler multiplexer setting.

ARSC0 register bits 0,1 and 2 contain the interrupt flags of the AR Timer. These bits are read normally. Each one may be reset by software. Writing a one does not affect the bit value.

#### AR Status Contro' Register 0 (ARSC0)

Address: E6h - Read/Clear



Bits 7-2 = **D7-D2**: *Unused* 

Bit 1 = **CPF**: Compare Interrupt Flag. This bit is set if the contents of the counter and the ARCP register are equal. The flag is cleared by writing a zero to the CPF bit.

Bit 0 = **OVF**: Overflow Interrupt Flag. This bit is set by a transition of the counter from FFh to 00h (overflow). The flag is cleared by writing a zero to the OVF bit.

## AUTO-RELOAD TIMER (Cont'd)

## AR Status Control Register 1(ARSC1)

Address: E7h — Read/Write

7								
PS2	PS1	PS0	D4	1	1	CC1	CC0	

Bist 7-5 = **PS2-PS0**: *Prescaler Division Selection Bits 2-0*. These bits determine the Prescaler division ratio. The prescaler itself is not affected by these bits. The prescaler division ratio is listed in the following table:

Table 16. Prescaler Division Ratio Selection

PS2	PS1	PS0	ARPSC Division Ratio
0	0	0	1
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	16
1	0	1	32
1	1	0	64
1	1	1	128

Bit 4 = **D4**: *Reserved*. Must be kept reset.

Bit 3-2. Reserved. Must be cleared to ze o

Bit 1-0 = CC1-CC0: Clock Source Select Bit 1-0. These bits select the clock source for the AR Timer through the AR Multiplexer. The programming of the clock sources is explained in the following Table 17:


Table 17, Clock Source Selection.

CC1	CC0	Clock Source			
0	0	F <sub>int</sub>			
	1	F <sub>int</sub> Divided by 3			
Oth	ners	Reserved			

AR Load Register ARLR. The ARLR load register is used to read or write the ARTC counter register "on the fly" (while it is counting). The ARLR register is not affected by system reset.

## AR Load Register (ARLR)

Address: EBh - Read/Write




Bit  $7-0 = \mathbf{D7-D0}$ : Load Register Data Bi's These are the load register data bits.

AR Reload/Capture Register. The ARRC reload/capture register is used to hold the auto-reload value which is a attematically loaded into the counter when overfluw occurs.

## AR Reload/Capture (ARRC)

Address: Euch — Read/Write




Bit 7-0 = **D7-D0**: *Reload/Capture Data Bits*. These are the Reload/Capture register data bits.

**AR Compare Register**. The CP compare register is used to hold the compare value for the compare function.

## **AR Compare Register (ARCP)**

Address: EAh — Read/Write



Bit 7-0 = **D7-D0**: Compare Data Bits. These are the Compare register data bits.

### 4.4 U. A. R. T. (Universal Asynchronous Receiver/Transmitter)

The UART provides the basic hardware for asynchronous serial communication which, combined with an appropriate software routine, gives a serial interface providing communication with common baud rates (up to 38,400 Baud with an 8MHz external oscillator) and flexible character formats.


Operating in Half-Duplex mode only, the UART uses 11-bit characters comprising 1 start bit, 9 data bits and 1 Stop bit. Parity is supported by software only for transmit and for checking the received parity bit (bit 9). Transmitted data is sent directly, while received data is buffered allowing further data characters to be received while the data is being read out of the receive buffer register. Data transmit has priority over data being received.

The UART is supplied with an MCU internal clock that is also available in WAIT mode of the processor.

#### 4.4.1 PORTS INTERFACING

RXD reception line and TXD emission line are sharing the same external pins as two I/O lines. Therefore, UART configuration requires to set these two I/O lines through the relevant ports registers. The I/O line common with RXD line must be defined as input mode (with or without pull-up) while the I/O line common with TXD line must be defined as output mode (Push-pull or open drain). The transmitted data is inverted and can therefore use a single transistor buffering stage. Defined as input, the RXD line can be read at any time as an I/O line during the UART operation The TXD pin follows I/O port registers value when UARTOE bit is cleared, which means where no serial transmission is in progress. As a consequence, a permanent high level has to be written onto the I/O port in order to achieve a proper stop condition on the TXD line when no transmission is active.

Figure 23. UART Block Diagram



57

## **4.4.2 CLOCK GENERATION**

The UART contains a built-in divider of the MCU internal clock for most common Baud Rates as shown in Table 19. Other baud rate values can be calculated from the chosen oscillator frequency divided by the Divisor value shown.


The divided clock provides a frequency that is 8 times the desired baud rate. This allows the Data reception mechanism to provide a 2 to 1 majority voting system to determine the logic state of the asynchronous incoming serial logic bit by taking 3 timed samples within the 8 time states.

The bits not sampled provide a buffer to compensate for frequency offsets between sender and receiver.

#### 4.4.3 DATA TRANSMISSION

Transmission is fixed to a format of one start bit, nine data bits and one stop bit. The start and stop bits are automatically generated by the UART. The nine databits are under control of the user and are flexible in use. Bits 0..7 are typically used as data bits while bit 9 is typically used as parity, but can also be a 9th data bit or an additional Stop bit. As parity is not generated by the UART, it should be calculated by program and inserted in the appropriate position of the data (i.e as bit 7 for 7-bit data, with Bit 9 set to 1 giving two effective stop bits or as the independent bit 9).

Figure 24. Data Sampling Points



The character options are summarised in the following table.


**Table 18. Character Options** 

Start Bit	8 Data	1 Software Parity	1 Stop
Start Bit	9 Data	No Parity	1 Stop
Start Bit	8 Data	No Parity	2 Stop
Start Bit	7 Data	1 Software Parity	2 Stop

Bit 9 remains in the state programmed for consecutive transmissions until changed by the user or until a character is received when the state of this bit is changed to that of the incoming bit 9. The recommended procedure is thus to set the value of this bit before transmission is started

Transmission is started by writing to the Data Register (the Baud Rate and Bit 9 thould be set before this action). The UARTOF signal switches the output multiplexer to the UAPT output and a start bit is sent (a 0 for one oil time) followed by the 8 data values (Isb first) and the value of the Bit9 bit. The output is then set to 1 for a period of one bit time to generate a 5'op bit, and then the UARTOE signal return; the TXD1 line to its alternate I/O function. The and of transmission is flagged by setting [X M I to 1 and an interrupt is generated if enabled. The TXMT flag is reset by writing a 0 to the bit position, it is also cleared automatically when a new character is written to the Data Register. TXMT can be set to 1 by software to generate a software interrupt so care must be taken in manipulating the Control Register.

Figure 25. Character Format




## 4.4.4 DATA RECEPTION

The UART continuously looks for a falling edge on the input pin whenever a transmission is not active. Once an edge is detected it waits 1 bit time (8 states) to accommodate the Start bit, and then assembles the following serial data stream into the data register. The data in the ninth bit position is copied into Bit 9, replacing any previous value set for transmission. After all 9 bits have been received, the Receiver waits for the duration of one bit (for the Stop bit) and then transfers the received data into the buffer register, allowing a following character to be received. The interrupt flag RXRDY is set to 1 as the data is transferred to the buffer register and, if enabled, will generate an interrupt.

If a transmission is started during the course of a reception, the transmission takes priority and the reception is stopped to free the resources for the transmission. This implies that a handshaking system must be implemented, as polling of the UART to detect reception is not available.

Figure 26. UART Data Output




## 4.4.5 INTERRUPT CAPABILITIES

Both reception and transmission processes can induce interrupt to the core as defined in the interrupt section. These interrupts are enabled by setting TXIEN and RXIEN bit in the UARTCR register, and TXMT and RXRDY flags are set accordingly to the interrupt source.

#### 4.4.6 REGISTERS

## **UART Data Register (UARTDR)**

Address: D6h, Read/Write



Bit7-Bit0. UART data bits. A write to this register loads the data into the transmit shift register and triggers the start of transmission. In addition this resets the transmit interrupt flag TXMT. A read of this register returns the data from the Receive buffer.

Warning: No Read/Write Instructions may be used vitio this register as both transmit and receive share the same address

Table 19. Bauce Sate Selection

BP2	BR2	BR0	f Division	Baud Rate			
BP2	BRZ	BRU	f <sub>INT</sub> Division	f <sub>INT</sub> = 8MHz	f <sub>INT</sub> = 4MHz		
	0	0	6.656	1200	600		
0	0	1	3.328	2400	1200		
0	1	0	1.664	4800	2400		
0	1	1	832	9600	4800		
1	0	0	416	19200	9600		
1	0	1	256	31200	15600		
1	1	0	208	38400	19200		
1	1	1		Reserved			

#### **REGISTERS** (Cont'd)

## **UART Control Register (UARTCR)**

Address: D7h, Read/Write

	7							0
R	XRDY	TXMT	RXIEN	TXIEN	BR2	BR1	BR0	DAT9

Bit 7 = RXRDY. Receiver Ready. This flag becomes active as soon as a complete byte has been received and copied into the receive buffer. It may be cleared by writing a zero to it. Writing a one is possible. If the interrupt enable bit RXIEN is set to one, a software interrupt will be generated.

Bit 6 = **TXMT.** Transmitter Empty. This flag becomes active as soon as a complete byte has been sent. It may be cleared by writing a zero to it. a. 9 tt
the corparity, t
ware. Rr
received It is automatically cleared by the action of writing a

Writing to RXIEN does not affect the status of the interrupt flag RXRDY.

Bit 4 = **TXIEN.** *Transmit Interrupt Enable*. When this bit is set to 1, the transmit interrupt is enabled. Writing to TXIEN does not affect the status of the interrupt flag TXRDY.

Bit 3-1= BR2..BR0. Baudrate select. These bits select the operating baud rate of the UART, depending on the frequency of fOSC. Care should be taken not to change these bits during communication as writing to these bits has an immediate effect.

Bit 0 = **DAT9**. Parity/Data Bit 9. This bit represents the 9th bit of the data character that is received or transmitted. A write to this bit ce's the level for the bit 9 to be transmitted, so it wast always be set to the correct level before transmission. If used as parity, the value has first to be calculated by software. Reading this bit will return the 9th bit of the received character.

## 4.5 A/D CONVERTER (ADC)

The A/D converter peripheral is an 8-bit analog to digital converter with analog inputs as alternate I/O functions (the number of which is device dependent), offering 8-bit resolution with a typical conversion time of 70us (at an oscillator clock frequency of 8MHz).

The ADC converts the input voltage by a process of successive approximations, using a clock frequency derived from the oscillator with a division factor of twelve. With an oscillator clock frequency less than 1.2MHz, conversion accuracy is decreased.

Selection of the input pin is done by configuring the related I/O line as an analog input via the Option and Data registers (refer to I/O ports description for additional information). Only one I/O line must be configured as an analog input at any time. The user must avoid any situation in which more than one I/O pin is selected as an analog input simultaneously, to avoid device malfunction.

The ADC uses two registers in the data space: the ADC data conversion register, ADR, which stores the conversion result, and the ADC control register, ADCR, used to program the ADC functions.

A conversion is started by writing a "1" to the Start bit (STA) in the ADC control register. This automatically clears (resets to "0") the End O Conversion Bit (EOC). When a conversion is complete, the EOC bit is automatically set to "1", in order to flag that conversion is complete and that the data in the ADC data conversion register is valid. Each conversion has to be separally initiated by writing to the STA bit.

The STA bit is continuously scanned so that, if the user sets it to "1" while a previous conversion is in progress, a new conversion is started before completing the previous one. The start bit (STA) is a write only bit, any attempt to read it will show a log-log, "0".


The A/D converter features a maskable interrupt associated with the end of conversion. This interrupt is associated with interrupt vector #4 and occurs when the EOC bit is set (i.e. when a conversion is completed). The interrupt is masked using the EAI (interrupt mask) bit in the control register.

The power consumption of the device can be reduced by turning off the ADC peripheral. This is done by setting the PDS bit in the ADC control register to "0". If PDS="1", the A/D is powered and enabled for conversion. This bit must be set at least one instruction before the beginning of the conver-

sion to allow stabilisation of the A/D converter. This action is also needed before entering WAIT mode, since the A/D comparator is not automatically disabled in WAIT mode.

During Reset, any conversion in progress is stopped, the control register is reset to 40h and the ADC interrupt is masked (EAI=0).

Figure 27. ADC Block Diagram



## 4.5.1 Application Notes

The A/D converter does not feature a sample and hold circuit. The analog voltage to be measured should therefore be stable during the entire conversion cycle. Voltage variation should not exceed ±1/2 LSB for the optimum conversion accuracy. A low pass filter may be used at the analog input pins to reduce input voltage variation during conversion.

When selected as an analog channel, the input pin is internally connected to a capacitor  $C_{ad}$  of typically 12pF. For maximum accuracy, this capacitor must be fully charged at the beginning of conversion. In the worst case, conversion starts one instruction (6.5  $\mu$ s) after the channel has been selected. In worst case conditions, the impedance, ASI, of the analog voltage source is calculated using the following formula:

$$6.5\mu s = 9 \times C_{ad} \times ASI$$

(capacitor charged to over 99.9%), i.e. 30  $k\Omega$  including a 50% guardband. ASI can be higher if  $C_{ad}$  has been charged for a longer period by adding instructions before the start of conversion (adding more than 26 CPU cycles is pointless).

#### A/D CONVERTER (Cont'd)

Since the ADC is on the same chip as the microprocessor, the user should not switch heavily loaded output signals during conversion, if high precision is required. Such switching will affect the supply voltages used as analog references.

The accuracy of the conversion depends on the quality of the power supplies ( $V_{DD}$  and  $V_{SS}$ ). The user must take special care to ensure a well regulated reference voltage is present on the  $V_{DD}$  and  $V_{SS}$  pins (power supply voltage variations must be less than 5V/ms). This implies, in particular, that a suitable decoupling capacitor is used at the  $V_{DD}$  pin.

The converter resolution is given by::

$$\frac{V_{DD} - V_{SS}}{256}$$

The Input voltage (Ain) which is to be converted must be constant for 1µs before conversion and remain constant during conversion.


Conversion resolution can be improved if the power supply voltage  $(V_{DD})$  to the microcontroller is lowered.

In order to optimise conversion resolution, the user can configure the microcontroller in WAIT mode, because this mode minimises noise disturbances and power supply variations due to output switching. Nevertheless, the WAIT instruction should be executed as soon as possible after the beginning of the conversion, because execution of the WAIT instruction may cause a small variation of the VDD voltage. The regative effect of this variation is minimized at the beginning of the conversion when the convertor is less sensitive, rather than at the end of conversion, when the less significant bits are determined.

The best configuration, from an accuracy standpoint, is WAIT mode with the Timer stopped. Indeed, only the ADC peripheral and the oscillator are then still working. The MCU must be woken up from WAIT mode by the ADC interrupt at the end of the conversion. It should be noted that waking up the microcontroller could also be done using the Timer interrupt, but in this case the Timer will be working and the resulting noise could affect conversion accuracy.

## A/D Converter Control Register (ADCR)

Address: 0D1h - Read/Write



Bit 7 = **EAI**: Enable A/D Interrupt. If this bicis set to "1" the A/D interrupt is enabled, when EAI=0 the interrupt is disabled.

Bit 6 = **EOC**: End of conversion, Read Only. This read only bit indicates vinen a conversion has been completed. This Lit is automatically reset to "0" when the STA bit is written. If the user is using the interrupt option then this bit can be used as an interrupt pending oit. Data in the data conversion register are valid only when this bit is set to "1".


Bit 5 = STA: Start of Conversion. Write Only. Writing a "1" to this bit will start a conversion on the selected channel and automatically reset to "0" the EOC bit. If the bit is set again when a conversion is in progress, the present conversion is stopped and a new one will take place. This bit is write only, any attempt to read it will show a logical zero.

Bit 4 = **PDS**: Power Down Selection. This bit activates the A/D converter if set to "1". Writing a "0" to this bit will put the ADC in power down mode (idle mode).

Bit 3-0 =**D3-D0**. Not used

## A/D Converter Data Register (ADR)

Address: 0D0h — Read only



Bit 7-0 = D7-D0: 8 Bit A/D Conversion Result.

## 4.6 SERIAL PERIPHERAL INTERFACE (SPI)

The on-chip SPI is an optimized serial synchronous interface that supports a wide range of industry standard SPI specifications. The on-chip SPI is controlled by small and simple user software to perform serial data exchange. The serial shift clock can be implemented either by software (using the bit-set and bit-reset instructions), with the on-chip Timer 1 by externally connecting the SPI clock pin to the timer pin or by directly applying an external clock to the ScI line.

The peripheral is composed by an 8-bit Data/shift Register and a 4-bit binary counter while the Sin pin is the serial shift input and Sout is the serial shift output. These two lines can be tied together to implement two wires protocols (I<sup>2</sup>C-bus, etc). When data is serialized, the MSB is the first bit. Sin has to be programmed as input. For serial output


operation Sout has to be programmed as opendrain output.

The SCL, Sin and Sout SPI clock and data signals are connected to 3 I/O lines on the same external pins. With these 3 lines, the SPI can operate in the following operating modes: Software SPI, S-BUS, I<sup>2</sup>C-bus and as a standard serial I/O (clock, data, enable). An interrupt request can be generated after eight clock pulses. Figure 28 shows the SPI block diagram.

The SCL line clocks, on the falling edge, the shift register and the counter. To allow SPI operation in slave mode, the SCL pin must be programmed as input and an external clock must be supplied to this pin to drive the SPI peripheral

In master mode, SCL is programmed as output, a clock signal must be cenerated by software to set and reset the port line.

Figure 28. SPI Block Diagram



<u> 577</u>

#### SERIAL PERIPHERAL INTERFACE (Cont'd)

After 8 clock pulses (D7..D0) the output Q4 of the 4-bit binary counter becomes low, disabling the clock from the counter and the data/shift register. Q4 enables the clock to generate an interrupt on the 8th clock falling edge as long as no reset of the counter (processor write into the 8-bit data/shift register) takes place. After a processor reset the interrupt is disabled. The interrupt is active when writing data in the shift register and desactivated when writing any data in the SPI Interrupt Disable register.

The generation of an interrupt to the Core provides information that new data is available (input mode) or that transmission is completed (output mode), allowing the Core to generate an acknowledge on the 9th clock pulse (I<sup>2</sup>C-bus).

The interrupt is initiated by a high to low transition, and therefore interrupt options must be set accordingly as defined in the interrupt section.

After power on reset, or after writing the data/shift register, the counter is reset to zero and the clock is enabled. In this condition the data shift register is ready for reception. No start condition has to be detected. Through the user software the Core may pull down the Sin line (Acknowledge) and slow down the SCL, as long as it is needed to carry cut data from the shift register.

### I2C-bus Master-Slave, Receiver-Transmitter

When pins Sin and Sout are externally connected together it is possible to use the SPI as a receiver as well as a transmitter. Through software routine (by using bit-set and bit-reset on I/O line) a clock can be generated allowing I2C-bus to work in master mode.

When implementing an I<sup>2</sup>C-bus protocol, the start condition can be detected by setting the processor into a valt for start condition by enabling the interrupt of the I/O port used for the Sin line. This frees the processor from polling the Sin and SCL lines. After the transmission/reception the processor has to poll for the STOP condition.

In slave mode the user software can slow down the SCL clock frequency by simply putting the SCL I/O line in output open-drain mode and writing a zero into the corresponding data register bit. As it is possible to directly read the Sin pin directly through the port register, the software can detect a difference between internal data and external data (master mode). Similar condition can be applied to the clock.

## Three (Four) Wire Serial Bus

It is possible to use a single general purpose I/O pin (with the corresponding interrupt enabled) as a chip enable pin. SCL acts as active or passive clock pin, Sin as data in and Sout as data out (four wire bus). Sin and Sout can be connected together externally to implement three wire bus.


#### Note

When the SPI is not used, the three !/O lines (Sin, SCL, Sout) can be used as normal !/O, with the following limitation: bit Sout carnot be used in open drain mode as this and bles the shift register output to the port.

It is recommended, in order to avoid spurious interrupts from the SPI, to disable the SPI interrupt (the details tate after reset) i.e. no write must be made to the 8-bit shift register. An explicit interrupt disable may be made in software by a dummy write to the SPI interrupt disable register.

#### SPI Data/Shift Register


Address: DDh - Read/Write (SDSR)



A write into this register enables SPI Interrupt after 8 clock pulses.

### SPI Interrupt Disable Register

Address: C2h - Read/Write (SIDR)



A dummy write to this register disables SPI Interrupt.

## 4.7 LCD CONTROLLER-DRIVER

On-chip LCD driver includes all features required for LCD driving, including multiplexing of the common plates. Multiplexing allows to increase display capability without increasing the number of segment outputs. In that case, the display capability is equal to the product of the number of common plates with the number of segment outputs.

A dedicated LCD RAM is used to store the pattern to be displayed while control logic generates accordingly all the waveforms sent onto the segment or common outputs. Segments voltage supply is MCU supply independant, and included driving stages allow direct connection to the LCD panel.

The multiplexing ratio (Number of common plates) and the base LCD frame frequency is software configurable to achieve the best trade-off contrast/display capability for each display panel.

The 32Khz clock used for the LCD controller is derivated from the MCU's internal clock and therefore does not require a dedicated oscillator. The division factor is set by the three bits HF0..HF2 of the LCD Mode Control Register LCDCR as summarized in Table 20 for recommanded oscillator

quartz values. In case of oscillator failure, all segment and common lines are switched to ground to avoid any DC biasing of the LCD elements.


**Table 20. Oscillator Selection Bits** 

MCU Oscillator f <sub>OSC</sub>	HF2	HF1	HF0	Division Factor
	0	0	0	Clock disabled: Display off
1.048MHz	0	1	1	32
2.097MHz	1	0	0	64
4.194MHz	1	0	1	128
8.388MHz	1	1	0	256

#### Notes:

- 1. The usage f<sub>OSC</sub> values different from those defined in this table as use the LCD to operate at a reference frequency different from 32.768KHz, according to division factor of Table 20.
- 2. It is no recommended to select an internal frequency lower than 32.768KHz as the clock supervisor circuit may switch off the LCD peripheral if lower frequency is detected.

Figure 29. LCD Block Diagram



<u> 577</u>

# 4.7.1 Multiplexing ratio and frame frequency setting

Up to 16 common plates COM1..COM16 can be used for multiplexing ratio of 1/8, 1/11 and 1/16. The selection is made by the bits MUX11 and MUX16 of the LCDCR as shown in the Table 21.

Table 21. Multiplexing ratio

MUX11	MUX16	Display Mode	Active backplanes
0	0	1/8 mux.ratio	COM1-8
1	0	1/11 mux.ratio	COM1-16
0	1	1/16 mux.ratio	COM1-16
1	1	-	Reserved

If the 1/1 multiplexing ratio is chosen, LCD segments are refreshed with a frame frequency Flcd derived from 32Khz clock with a division ratio defined by the bits LF0..LF2 of the LCDCR.

When a higher multiplexing ratio is set, refreshment frequency is decreased accordingly (Table 22).


**Table 22. LCD Frame Frequency Selection** 

		Base	Frame	Frequency	f <sub>F</sub> (Hz)		
LF1	LF0	f <sub>LCD</sub> (Hz)	1/8 mux.ratio	1/11 mux.ratio	1/16 mux.ratio		
0	1	128	128	93	£4		
1	0	170	170	124	85		
0	0	256	256	186	128		
1	1	512	512	572	256		
1	1	? Esorved					

## 4.7.2 Segment and common plates driving

LCD panels physical structure requires precise timings and stepped voltage values on common and segment outputs. Timings are managed by the LCD controller, while voltages are generated through an external resistive bridge. In 1/11 and 1/8 multiplexing mode, VLCD 2/5 and VLDCD 3/5 are shorted as seen on Figure 30.

Figure 30. Bias Config for 1/2 Duty



**Note**: For display voltages  $V_{LCD}$  < 4.5V the resistivity of the divider may be too high for some applications (especially using 1/3 or 1/4 duty display mode). In that case an external resistive divider must be used to achieve the desired resistivity.

## **Address Mapping of the Display Segments**

The LCD RAM is located in the ST6285B data space in two pages of 64 bytes from addresses 00h to 3Fh. The LCD forms a matrix of 48 segment lines (columns) and 8 backplane lines (rows) or 40 segment lines and 11 or 16 backplane lines according to the chosen operating mode. Each bit of the LCD RAM is mapped to one dot of the LCD matrix, as described in Figure 31. If a bit is set, the corresponding LCD dot is switched on; if it is reset, the dos is switched off.

If 1/8 duty cycle mode is selected (48 x 8 dot matrix), only RAM page 1 is used for display data storage. In this case page 2 is completely free for common data storage.


If 1/16 duty cycle mode is selected (40 x 16 dot matrix), RAM page 1 and 2 are used for display data storage. In this case addresses 00 to 07 in both pages are free for common data storage.

If 1/11 duty cycle mode is selected (40 x 11 dot matrix), RAM pages 1 and 2 are used for display data storage. In this case addresses 00 to 07 in both pages and bits 3 to 7 in RAM page 2 are free for common data storage.


In all display modes 16 bytes from address 38h to 3Fh in RAM pages 1 and 2 are free common data storage.

After reset, the LCD RAM is not initially ed and contains arbitrary information. As the LCD control register is reset, the LCD is completely switched off.

Figure 31. Addressing Mapping of the LCD RAM



## Addressing Mapping of the LCD RAM (Cont'd)



## Addressing Mapping of the LCD RAM (Cont'd)

COM1 bit0 COM2 bit1 COM3 bit2 COM4 bit3 COM5 bit4 00 COM6 bit5 COM7 bit6 COM8 bit7		07	08	-RAM -	Addres 37	38	-	3E	3F	Page 1
COM2 bit1 COM3 bit2 COM4 bit3 COM5 bit4 00 COM6 bit5 COM7 bit6	97c	07	08	1	37	38	-	3E	3F	Page 1
COM3 bit2 COM4 bit3 COM5 bit4 00 COM6 bit5 COM7 bit6		07	08	-	37	38	•	3E	3F	Page 1
COM4 bit3 cOM5 bit4 00 COM6 bit5 cOM7 bit6		07	08		37	38	-	3E	3F	Page 1
COM5 bit4 00 COM6 bit5 COM7 bit6	se) -	07	08	-	37	38	-	3E	3F	Page 1
COM6 bit5 COM7 bit6	50 - 	07	08	-	37	38	-	3E	3F	Page 1
COM7 bit6										
COM8 5it7										
181										
C ON 9 bit0 00 0	01 -	07	08	-	37	38	-	3E	3F	
COM10 bit1										
COM11 bit2										
COM12 bit3 00 0	01 -	07	80	-	37	38	-	3E	3F	Page 2
COM13 bit4										rage 2
COM14 bit5										
COM15 bit6										
COM16 bit7										
	S	S	S	•	S	•	•		•	-
	E G	E G	E G		E G					
	G 2 -	8	9		56					I
	ytes free fo		Э	-	50	1.0	Shytoo	free fo	nr.	J
	ata storage	ı						torage	ונ	

## 4.7.3 Stand by or STOP operation mode

No clock from the main oscillator is available in STOP mode for the LCD controller, and the controller is switched off when the STOP instruction is executed. All segment and common lines are then switched to ground to avoid any DC biasing of the LCD elements.

## 4.7.4 LCD Mode Control Register (LCDCR)

Address: DCh - Read/Write

7							0
MUX16	MUX11	HF2	HF1	HF0	1	LF1	LF0

aried of the production of the Bits 7-6 = MUX16, MUX11. Multiplexing ratio select bits. These bits select the number of common

main oscillator frequencies are selected as system clock. Table 20 shows the set-up for different clock crystals.

Bits 2 = Reserved.

Bits 1-0 = LF0, LF1. Base frame frequency select bits. These bits control the LCD base operational frequency of the LCD common lines.

LF0, LF1 define the 32KHz division factor as shown in Table 23.

Table 23. 32KHz Division Factor for Base Frequency Selection

LF1	LF0	32KHz Division Factor
0	0	512
0	1	386
1	0	256
1	1	192
0	0	12'8

#### 5 SOFTWARE

#### **5.1 ST6 ARCHITECTURE**

The ST6 software has been designed to fully use the hardware in the most efficient way possible while keeping byte usage to a minimum; in short, to provide byte efficient programming capability. The ST6 core has the ability to set or clear any register or RAM location bit of the Data space with a single instruction. Furthermore, the program may branch to a selected address depending on the status of any bit of the Data space. The carry bit is stored with the value of the bit when the SET or RES instruction is processed.

#### **5.2 ADDRESSING MODES**

The ST6 core offers nine addressing modes, which are described in the following paragraphs. Three different address spaces are available: Program space, Data space, and Stack space. Program space contains the instructions which are to be executed, plus the data for immediate mode instructions. Data space contains the Accumulator, the X,Y,V and W registers, peripheral and Input/Output registers, the RAM locations and Data ROM locations (for storage of tables and constants). Stack space contains six 12-bit RAM cells used to stack the return addresses for subrottines and interrupts.

Immediate. In the immediate addressing mode, the operand of the instruction follows the opcode location. As the operand is a ROW byte, the immediate addressing mode is used to access constants which do not change during program execution (e.g., a constant used to initialize a loop counter).

**Direct.** In the direct addressing mode, the address of the oyle which is processed by the instruction is stolical in the location which follows the opcode. Direct addressing allows the user to directly address the 256 bytes in Data Space memory with a single two-byte instruction.

**Short Direct**. The core can address the four RAM registers X,Y,V,W (locations 80h, 81h, 82h, 83h) in the short-direct addressing mode. In this case, the instruction is only one byte and the selection of the location to be processed is contained in the opcode. Short direct addressing is a subset of the direct addressing mode. (Note that 80h and 81h are also indirect registers).

**Extended**. In the extended addressing mode, the 12-bit address needed to define the instruction is obtained by concatenating the four less significant

bits of the opcode with the byte following the opcode. The instructions (JP, CALL) which use the extended addressing mode are able to branch to any address of the 4K bytes Program space.

An extended addressing mode instruction is twobyte long.

Program Counter Relative. The relative addressing mode is only used in conditional branch instructions. The instruction is used to perform a test and, if the condition is true, a branch with a span of -15 to +16 locations around the address of the relative instruction. If the condition is not true, the instruction which follows the relative instruction is executed. The relative a ldressing mode instruction is one-byte long. The opcode is obtained in adding the three most significant bits which characterize the kird of the test, one bit which determines whe to ear the branch is a forward (when it is 0) or backward (when it is 1) branch and the four less significant bits which give the span of the branch (0h to Fh) which must be added or subtracted to the address of the relative instruction to obtain the address of the branch.

**Bit Direct**. In the bit direct addressing mode, the bit to be set or cleared is part of the opcode, and the byte following the opcode points to the address of the byte in which the specified bit must be set or cleared. Thus, any bit in the 256 locations of Data space memory can be set or cleared.

Bit Test & Branch. The bit test and branch addressing mode is a combination of direct addressing and relative addressing. The bit test and branch instruction is three-byte long. The bit identification and the tested condition are included in the opcode byte. The address of the byte to be tested follows immediately the opcode in the Program space. The third byte is the jump displacement, which is in the range of -127 to +128. This displacement can be determined using a label, which is converted by the assembler.

**Indirect**. In the indirect addressing mode, the byte processed by the register-indirect instruction is at the address pointed by the content of one of the indirect registers, X or Y (80h,81h). The indirect register is selected by the bit 4 of the opcode. A register indirect instruction is one byte long.

**Inherent**. In the inherent addressing mode, all the information necessary to execute the instruction is contained in the opcode. These instructions are one byte long.

## **5.3 INSTRUCTION SET**

The ST6 core offers a set of 40 basic instructions which, when combined with nine addressing modes, yield 244 usable opcodes. They can be divided into six different types: load/store, arithmetic/logic, conditional branch, control instructions, jump/call, and bit manipulation. The following paragraphs describe the different types.

All the instructions belonging to a given type are presented in individual tables.

**Load & Store**. These instructions use one, two or three bytes in relation with the addressing mode. One operand is the Accumulator for LOAD and the other operand is obtained from data memory using one of the addressing modes.

For Load Immediate one operand can be any of the 256 data space bytes while the other is always immediate data.

**Table 24. Load & Store Instructions** 

Instruction	Addressing Mode	Bytes	Cycles	Fla	<b>J</b> S
man action	Addressing Mode	Dytes	Oyeles	Z	С
LD A, X	Short Direct	1	4	Δ	*
LD A, Y	Short Direct	1	4	Δ	*
LD A, V	Short Direct	1	4	Δ	*
LD A, W	Short Direct	1	Δ	$\Delta$	*
LD X, A	Short Direct	1	4	$\Delta$	*
LD Y, A	Short Direct	1	4	Δ	*
LD V, A	Short Direct	1	4	$\Delta$	*
LD W, A	Short Direct	GO.	4	$\Delta$	*
LD A, rr	Direct	2	4	$\Delta$	*
LD rr, A	Direct	2	4	$\Delta$	*
LD A, (X)	Indirect	1	4	$\Delta$	*
LD A, (Y)	Indirect	1	4	Δ	*
LD (X), A	Indirect	1	4	$\Delta$	*
LD (Y), A	Indirect	1	4	Δ	*
LDI A, #N	Imme alate	2	4	Δ	*
LDI rr, #N	(m.n.ediate	3	4	*	*

#### Notes:

X,Y. Indirect Register, Pointers, V & W Short Direct Registers

<sup>#.</sup> Immediate acta (stored in ROM memory)

rr. Data ເກຍ ຕອ register

 $<sup>\</sup>Delta$ . Affective

<sup>\*.</sup> Not Arected

## **INSTRUCTION SET** (Cont'd)

Arithmetic and Logic. These instructions are used to perform the arithmetic calculations and logic operations. In AND, ADD, CP, SUB instructions one operand is always the accumulator while the other can be either a data space memory content or an immediate value in relation with the addressing mode. In CLR, DEC, INC instructions the operand can be any of the 256 data space addresses. In COM, RLC, SLA the operand is always the accumulator.

Table 25. Arithmetic & Logic Instructions

Instruction	Addressing Mede	Purtos	Cycles	Flags		
instruction	Addressing Mode	Bytes	Cycles	Z	С	
ADD A, (X)	Indirect	1	4	Δ	Δ	
ADD A, (Y)	Indirect	1	4	$\Delta$	Δ	
ADD A, rr	Direct	2	4	$\Delta$	45	
ADDI A, #N	Immediate	2	4	Δ	$=$ $ \Delta$	
AND A, (X)	Indirect	1	4	Δ	Δ	
AND A, (Y)	Indirect	1	4	Δ	Δ	
AND A, rr	Direct	2	4	Δ	$\Delta$	
ANDI A, #N	Immediate	2	4	Δ	Δ	
CLR A	Short Direct	2	4	Δ	Δ	
CLR r	Direct	3	(±)	*	*	
COM A	Inherent	1	( )	Δ	Δ	
CP A, (X)	Indirect	1	4	Δ	Δ	
CP A, (Y)	Indirect	<i>(</i> )	4	$\Delta$	$\Delta$	
CP A, rr	Direct	2	4	$\Delta$	$\Delta$	
CPI A, #N	Immediate	2	4	Δ	Δ	
DEC X	Short Direct	1	4	Δ	*	
DEC Y	Short Direct	1	4	Δ	*	
DEC V	Short Direct	1	4	Δ	*	
DEC W	Short Di: 3ct	1	4	Δ	*	
DEC A	Direct	2	4	Δ	*	
DEC rr	l Direct	2	4	Δ	*	
DEC (X)	Indirect	1	4	Δ	*	
DEC (Y)	Indirect	1	4	Δ	*	
INC X	Short Direct	1	4	Δ	*	
INC-Y	Short Direct	1	4	Δ	*	
計して	Short Direct	1	4	Δ	*	
NC W	Short Direct	1	4	Δ	*	
INC A	Direct	2	4	$\Delta$	*	
INC rr	Direct	2	4	Δ	*	
INC (X)	Indirect	1	4	Δ	*	
INC (Y)	Indirect	1	4	Δ	*	
RLC A	Inherent	1	4	Δ	Δ	
SLA A	Inherent	2	4	Δ	Δ	
SUB A, (X)	Indirect	1	4	Δ	$\Delta$	
SUB A, (Y)	Indirect	1	4	Δ	$\Delta$	
SUB A, rr	Direct	2	4	Δ	$\Delta$	
SUBI A, #N	Immediate	2	4	Δ	Δ	

**Notes:**X,Y.Indirect Register Pointers, V & W Short Direct RegistersD. Affected # . Immediate data (stored in ROM memory)\* . Not Affected

rr. Data space register

## **INSTRUCTION SET (Cont'd)**

Conditional Branch. The branch instructions achieve a branch in the program when the selected condition is met.

Bit Manipulation Instructions. These instructions can handle any bit in data space memory. One group either sets or clears. The other group (see Conditional Branch) performs the bit test branch operations.

Control Instructions. The control instructions control the MCU operations during program execution.

Jump and Call. These two instructions are used to perform long (12-bit) jumps or subroutines call inside the whole program space.

**Table 26. Conditional Branch Instructions** 

Instruction	Branch If	Bytes	Cycles	Flags		
ilistruction	Branch II	Bytes	Cycles	Z	0	
JRC e	C = 1	1	2	*	7(5)	
JRNC e	C = 0	1	2	*	(C)	
JRZ e	Z = 1	1	2	* ~	*	
JRNZ e	Z = 0	1	2	1,00	*	
JRR b, rr, ee	Bit = 0	3	5	0(*)	Δ	
JRS b, rr, ee	Bit = 1	3	5	*	Δ	

## Notes:

- 3-bit address h.
- 5 bit signed displacement in the range -15 to +16<F128M>
- ee. 8 bit signed displacement in the range -126 to +129
- rr. Data space logister
- Affon a. The tested bit is shifted into carry.  $\Delta$  .
- Not / ffected

**Table 27. Bit Manipulation Instructions** 

Instruction	Addressing Mode	Bytes	Cycles	Fla	igs
instruction	Addressing wode	Dytes	Cycles	Z	С
SET b,rr	Bit Direct	2	4	*	*
RES b,rr	Bit Direct	2	4	*	*

- Notes: b. 3-bit address;
- Data space register;

\* . Not<M> Affected

Table 28. Control Listinctions

Instruction	Addressing Mode	Addressing Mode Bytes		Flags		
mstruction	Addressing Mode	Dytes	Cycles	Z	С	
NOP	Inherent	1	2	*	*	
RET	Inherent	1	2	*	*	
RETI	Inherent	1	2	Δ	$\Delta$	
97.OP (1)	Inherent	1	2	*	*	
WAIT	Inherent	1	2	*	*	

#### Notes:

- This instruction is deactivated<N>and a WAIT is automatically executed instead of a STOP if the watchdog function is selected.
- Affected
- Not Affected

Table 29. Jump & Call Instructions

Instruction	Addressing Mode	Bytes	Cycles	Flags		
	Addressing Mode	bytes	Cycles	Z	С	
CALL abc	Extended	2	4	*	*	
JP abc	Extended	2	4	*	*	

abc. 12-bit address;

Not Affected

Opcode Map Summary. The following table contains an opcode map for the instructions used by the ST6

Opcode IV	ıap	Summ	ar	<b>y.</b> The fo	)llo	wing tab	ŊΕ	e contain:	S	an op	cod	le	map	tor t	the	ınstr	uct	ıor	ns used l	by the ST6
LOW		0 0000		1 0001		2 0010		3 0011		4 010	0		5 0101			6 0110			7 0111	LOW
HI																				HI
0	2	JRNZ	4	CALL	2	JRNC	5		2		JRZ				2		IRC	4	LD	0
0000		е		abc		е		b0,rr,ee		е			#			е			a,(x)	0000
	1	pcr	2	ext	1	pcr	3	bt	1		pcr				1		prc	1	ind	
_	2	JRNZ	4	CALL	2	JRNC	5	JRS	2		JRZ	4		INC	2		IRC	4	LDI	_
1 0001		е		abc		е		b0,rr,ee		е			Х			е			a,nn	1 0001
0001	1	pcr	2	ext	1	pcr	3	bt	1		pcr	1		sd	1		prc	2	imm	0001
	2	JRNZ	4	CALL	2	JRNC	5	JRR	2		JRZ				2	,	JRC	4	CP	
2 0010		е		abc		е		b4,rr,ee		е			#			е			a,(x)	2 0010
0010	1	pcr	2	ext	1	pcr	3	bt	1		pcr				1		prc	1	ind	0010
	2	JRNZ	4	CALL	2	JRNC	5	JRS	2		JRZ	4		LD	2		JRC	4	CPI	
3 0011		е		abc		е		b4,rr,ee	е				a.x			е			a,nn	C 34
0011	1	pcr	2	ext	1	pcr	3	bt	1		pcr	1		sd	1		prc	2	ir. m	ι 011
	2	JRNZ	4	CALL	2	JRNC	5		2		JRZ				2		IRC	4	ADL	
4	<del>-</del>	e	•	abc	-	e	٦	b2,rr,ee	_	е	J		#		-	е			a, 'x)	4
0100	1	pcr	2	ext	1	pcr	3		1	J	pcr		"		1		pro	1	ind	0100
	2	JRNZ	4	CALL		JRNC	5		2		JRZ	4		INC	2		IRC	4	ADDI	
5	_	e	4	abc	_	e	J	b2,rr,ee	_	е	JINZ	4		IINC	4	E	iixc	4	a,nn	5
0101	1		2		4		3		1	-	nor	4	У	ad		6	nro	2	-	0101
	2	pcr JRNZ	4	ext CALL	2	pcr	_		2		pcr JRZ	-		sd	1		prc		imm	
6	2		4	-	2	JRNC	5		2		JRZ			O	2		IRC	4	INC	6
0110	١.	е	_	abc		е	_	b6,rr,ee		е	4		#		١.	е		١.	(x)	0110
	1	pcr		ext	1	pcr	3				pcr				1		prc	1	ind	
7	2	JRNZ	4	CALL	2	JRNC	5		2		JF Z	1	•	LD	2		IRC			7
0111		е		abc		е		b6,rr,ee	1	е	<b>9</b>		a,y			е			#	0111
	1	pcr	2	ext	1	pcr	3		_	77	pcr	1		sd	1		prc			
8	2	JRNZ	4	CALL	2	JRNC	5		2		JRZ				2		IRC	4	LD	8
1000		е		abc		е		b1,rr.ee		е			#			е			(x),a	1000
	1	pcr	2	ext	1	pcr			1		pcr				1		prc	1	ind	
	2	RNZ	4	CALL	2	JF NC	5		2		JRZ	4		INC	2		IRC			
9 1001		е		abc		ε		b1,rr,ee		е			٧			е			#	9 1001
1001	1	pcr	2	ext	1	pcr	3	bt	1		pcr	1		sd	1		prc			1001
_	2	JRNZ	4	CAI '.	2	JRNC	5	JRR	2		JRZ				2		JRC	4	AND	_
A 1010		е		ahc		е		b5,rr,ee		е			#			е			a,(x)	A 1010
1010	1	pcr	2	ext	1	pcr	3	bt	1		pcr				1		prc	1	ind	1010
	2	JRN Z	D,	CALL	2	JRNC	5	JRS	2		JRZ	4		LD	2		IRC	4	ANDI	
B 1011		е	1	abc		е		b5,rr,ee		е			a,v			е			a,nn	B 1011
1011	1	ocr	2	ext	1	pcr	3	bt	1		pcr	1		sd	1		prc	2	imm	1011
•	2	JRNZ		CALL	2	JRNC	5				JRZ				2		IRC	4	SUB	
C		e		abc	-	e		b3,rr,ee	_	е			#		-	е		Ì .	a,(x)	C
110 J	1	pcr	2	ext	1	pcr	3		1	Ŭ	pcr				1	-	prc	1	ind	1100
	2	JRNZ	4	CALL	2	JRNC	5		2		JRZ	4		INC	2		JRC	4	SUBI	
ט	_	e	-	abc	_	e	J	b3,rr,ee	_	е	5112	~	w	10	_	е		-	a,nn	D
1101	1	pcr	2	ext	1	pcr	3		1	6	pcr	1	vv	sd	1	-	prc	2	imm	1101
	2	JRNZ	4	CALL	2	JRNC	5				JRZ	'		su	2		JRC	4	DEC	
E	_		4		_		ی		_	_	JINZ		ш		~		iilo	4		E
1110	4	е	_	abc	4	е	_	b7,rr,ee	4	е			#		,	е	n	1	(X)	1110
	1	pcr	2	ext	1	pcr	3		1		pcr	_			1		prc	1	ind	
F	2	JRNZ	4	CALL	2	JRNC	5		2		JRZ	4		LD	2		IRC			F
1111	١.	е	_	abc	١.	е	_	b7,rr,ee	١.	е		١.	a,w		١.	е			#	1111
	1	pcr	2	ext	1	pcr	3	bt	1		pcr	1		sd	1		prc			

## Abbreviations for Addressing Modes: Legend:

Direct Short Direct dir sd imm Immediate inh Inherent Extended ext b.d Bit Direct bt Bit Test pcr ind **Program Counter Relative** 

Indirect

Indicates Illegal Instructions 5 Bit Displacement 3 Bit Address е b 1byte dataspace address 1 byte immediate data rr nn

abc 12 bit address 8 bit Displacement ee

Cycle Mnemonic JRC Operand prc Bytes Addressing Mode

Opcode Map Summary (Continued)

Opcode N	ıap	Summ	ar	y (Cc	ntı	nue	ea)												
LOW		8 1000		9 1001			A 1010		B 1011		C 110	0		D 1101		E 1110		F 1111	LOW
	2	JRNZ	4		JP	2	JRNC	4	RES	2		JRZ	Δ	LDI	2	JRC	; 4	LD	
0	_	e	4	abc	JF	_	e	4	b0,rr	_	е	JINZ	4	rr,nn	_	e	′  +	a,(y)	0
0000	4		2	abc	ext	1	-	2	b.d	1	C	nor	3		1		1	a,(y) ind	0000
	2	pcr JRNZ	4		JP	2	pcr JRNC	4	SET	2		pcr JRZ	4	imm DEC	2	pro JRC		LD	
1	_	e	4	aha	JF	2	e	4		_	е	JNZ	4		_	e	′   4		1
0001	4		2	abc	0)/4	4		2	b0,rr	4	Е	nor	4	X	4		2	a,rr	0001
	2	pcr	2		ext JP	2	pcr JRNC	4	b.d	2		pcr	1	sd	2	pro	_	dir	
2	_	JRNZ	4		JP	2		4	RES	2	_	JRZ	4	СОМ	2	JRC	4	CP	2
0010		е		abc			е	_	b4,rr		е			а		е	L	a,(y)	0010
	1	pcr	2		ext	1	pcr		b.d	1		pcr	_	- 15	1	pro	_	ind	
3	2	JRNZ	4		JP	2	JRNC	4	SET	2		JRZ	4	LD	2	JRC	4	CP	
0011		е		abc			е	_	b4,rr	е				x,a	١.	е		a,rr	v 011
	1	pcr	2		ext	1	pcr	2	b.d	1		pcr	1	sd	1	pro		iir	
4	2	JRNZ	4		JР	2	JRNC	4	RES	2		JRZ	2	RETI	2	JRC	4	ADL	4
0100		е		abc			е	_	b2,rr		е				١.	е		a, v)	0100
	1	pcr	2		ext	1	pcr	2	b.d	1		pcr	1	inh	1		11	ind	
5	2	JRNZ	4		JΡ	2	JRNC	4	SET	2		JRZ	4	DEC	2	IRC	4	ADD	5
0101		е		abc			е		b2,rr		е			у		E		a,rr	0101
	1	pcr	2		ext	1	pcr	2	b.d	1		pcr	1	sd	1	pro	2	dir	
•	2	JRNZ	4		JΡ	2	JRNC	4	RES	2		JRZ	2	S. CS	2	JRC	4	INC	•
6 0110		е		abc			е		b6,rr		е					е		(y)	6 0110
01.10	1	pcr	2		ext	1	pcr	2	b.d	1		pcr	7.	inh	1	pro	1	ind	0.10
	2	JRNZ	4		JР	2	JRNC	4	SET	2		JF Z	1	LD	2	JRC	4	INC	_
7 0111		е		abc			е		b6,rr		е			y,a		е		rr	7 0111
0111	1	pcr	2		ext	1	pcr	2	r.a		V	pcr	1	sd	1	pro	2	dir	0111
	2	JRNZ	4		JΡ	2	JRNC	4	RL S	2		JRZ			2	JRC	; 4	LD	_
8 1000		е		abc			е		b1,rr		е			#		е		(y),a	8 1000
1000	1	pcr	2		ext	1	pcr	2	b.d	1		pcr			1	pro	1	ind	1000
	2	RNZ	4		JΡ	2	JF NC	5	SET	2		JRZ	4	DEC	2	JRC	; 4	LD	
9 1001		е		abc			ε		b1,rr		е			V		е		rr,a	9 1001
1001	1	pcr	2		ext	1	pcr	2	b.d	1		pcr	1	sd	1	pro	2	dir	1001
	2	JRNZ	4				JRNC	4	RES	2		JRZ	4	RCL	2	JRC	_	AND	
A		е		aho			е		b5,rr		е	-		а		е		a,(y)	A
1010	1	pcr	2		ext	1	pcr	2	b.d	1		pcr	1	inh	1	pro	1	ind	1010
	2	JRN Z		7	JP	2	JRNC	4	SET	2		JRZ	4	LD	2	JRC		AND	
В	-	e		abc		_	e		b5,rr	_	е		·	v,a	-	е	1	a,rr	В
1011	1	ocr	2		ext	1	pcr	2	b.d	1	•	pcr	1	sd	1	pro	2	dir	1011
4	2	JRNZ	4		JP	2	JRNC	4	RES	2		JRZ	2	RET		JRC	_	SUB	
С		e	7	abc	٠.	_	e	-	b3,rr	_	е	5112	_	1121	_	e		a,(y)	C
110 J	1	pcr	2	abo	ext	1	pcr	2	b.d	1	G	pcr	1	inh	1	pro	1	ind	1100
6	2	JRNZ	4		JP	2	JRNC	4	SET	2		JRZ	4	DEC	2	JRC		SUB	
ט	_	-	4	abc	JF	_	-	4		_	_	JNZ	4		_		′  4		D
1101	4	e	2	auc	0.4	1	e	2	b3,rr	4	е	n or	4	W	4	e	,	a,rr	1101
	1	pcr	2		ext JP		pcr	2	b.d	1		pcr		sd	1	pro	_	dir	
Е	2	JRNZ	4		J٢	2	JRNC	4	RES	2		JRZ	2	WAIT	2	JRC	4	DEC	Е
1110		е	_	abc			е	_	b7,rr		е				_	е		(y)	1110
	1	pcr	2		ext	1	pcr	2	b.d	1		pcr	1	inh	1	pro	_	ind	
F	2	JRNZ	4		JP	2	JRNC	4	SET	2		JRZ	4	LD	2	JRC	4	DEC	F
1111		е		abc			е		b7,rr		е			w,a		е		rr	1111
	1	pcr	2		ext	1	pcr	2	b.d	1		pcr	1	sd	1	pro	2	dir	


## Abbreviations for Addressing Modes: Legend:

Direct Short Direct Immediate dir sd imm inh Inherent Extended ext b.d Bit Direct bt Bit Test pcr ind **Program Counter Relative** 

Indirect

Indicates Illegal Instructions 5 Bit Displacement 3 Bit Address e b 1 byte dataspace address
1 byte immediate data
12 bit address
8 bit Displacement rr nn abc

ee



477

## 6 ELECTRICAL CHARACTERISTICS

#### **6.1 ABSOLUTE MAXIMUM RATINGS**

This product contains devices to protect the inputs against damage due to high static voltages, however it is advisable to take normal precaution to avoid application of any voltage higher than the specified maximum rated voltages.

For proper operation it is recommended that V<sub>I</sub> and  $V_O$  be higher than  $V_{SS}$  and lower than  $V_{DD}$ . Reliability is enhanced if unused inputs are connected to an appropriate logic voltage level (VDD or V<sub>SS</sub>).

Power Considerations. The average chip-junction temperature, Tj, in Celsius can be obtained from:

> TA + PD x RthJA Ti=

Where: TA = Ambient Temperature.

RthJA = Puackage thermal resistance

(junction-to ambient).

PD = Pint + Pport.

Pint = I<sub>DD</sub> x V<sub>DD</sub> (chip inter, a) power).

Pport = Port power dissipation (deter-

mined by the ase.).

Symbol	Parameter	/¿lut	Unit
V <sub>DD</sub>	Supply Voltage	- 7.3 to 7.0	V
VI	Input Voltage	V <sub>5</sub> ο 0.3 to V <sub>DD</sub> + 0.3 <sup>(1)</sup>	V
Vo	Output Voltage	$V_{SS}$ - 0.3 to $V_{DD}$ + 0.3 <sup>(1)</sup>	V
Io	Current Drain per Pin Excluding V <sub>DD</sub> , V <sub>SS</sub>	±10	mA
$IV_{DD}$	Total Current into V <sub>DD</sub> (source)	50	mA
IV <sub>SS</sub>	Total Current out of V <sub>SS</sub> (sink)	50	mA
Tj	Junction Temperature	150	°C
T <sub>STG</sub>	Storage Temperature	-60 to 150	°C

#### Notes:


- ab, al ope, evice rei, in these limit, ant is kept withir. Stresses above those listed as "absolute no adminum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at a exponditions is not implied. Exposure to maximum rating conditions for extended periods may
  - (1) Within these limits, clamping codes are guarantee to be not conductive. Voltages outside these limits are authorised as long as injection current is kept within the specification.

## **6.2 RECOMMENDED OPERATING CONDITIONS**

Cymbol	Parameter	Test Conditions		Value					
Symbol	Parameter	rest Conditions	Min.	Тур.	Max.	Unit			
T <sub>A</sub>	Operating Temperature	6 Suffix Version 1 Suffix Version	-40 0		85 70	°C			
$V_{DD}$	Operating Supply Voltage	f <sub>OSC</sub> = 2MHz fosc= 8MHz	3.0 4.5		6.0 6.0	V			
f <sub>OSC</sub>	Oscillator Frequency <sup>2)</sup>	V <sub>DD</sub> = 3V V <sub>DD</sub> = 4.5V	0 0		2.0 8.0	MHz			
I <sub>INJ+</sub>	Pin Injection Current (positive)	$V_{DD} = 4.5 \text{ to } 5.5 \text{V}$			+5	mA			
I <sub>INJ-</sub>	Pin Injection Current (negative)	$V_{DD} = 4.5 \text{ to } 5.5 \text{V}$			-5	mA			

#### Notes:

Figure 32. Maximum Operating FREQUENCY (Fmax) Versus SUPPLY 'OLTAGE (VDD)



The shaded area is outside the recommended operating range; device functionality is not guaranteed under these conditions.

**577** 

<sup>1.</sup> Care must be taken in case of negative current injection, where adapted impedance must be respected on analog sour cos to not affect the A/D conversion. For a -1mA injection, a maximum 10 KΩ is recommanded.

<sup>2.</sup> An oscillator frequency above 1MHz is recommended for reliable A/D results.

## **6.3 DC ELECTRICAL CHARACTERISTICS**

 $(T_A = -40 \text{ to } +85^{\circ}\text{C unless otherwise specified})$ 

				Value		Unit
Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>IL</sub>	Input Low Level Voltage All Input pins				V <sub>DD</sub> x 0.3	V
V <sub>IH</sub>	Input High Level Voltage All Input pins		V <sub>DD</sub> x 0.7			V
V <sub>Hys</sub>	Hysteresis Voltage (1) All Input pins	$V_{DD} = 5V$ $V_{DD} = 3V$	0.2 0.2			V
	Low Level Output Voltage All Output pins	$V_{DD}$ = 5.0V; $I_{OL}$ = +10 $\mu$ A $V_{DD}$ = 5.0V; $I_{OL}$ = +5 $\mu$ A			0.1 0.8	
V <sub>OL</sub>	Low Level Output Voltage 20 mA Sink I/O pins	$V_{DD}$ = 5.0V; $I_{OL}$ = +10 $\mu$ A $V_{DD}$ = 5.0V; $I_{OL}$ = +10 $\mu$ A $V_{DD}$ = 5.0V; $I_{OL}$ = +20 $\mu$ A			0.1 0.8 1.3	V
V <sub>OH</sub>	High Level Output Voltage All Output pins	$V_{DD}$ = 5.0V; $I_{OH}$ = -10 $\mu$ A $V_{DD}$ = 5.0V; $I_{OH}$ = -5.0mA	4.9 3.5	OC		V
R <sub>PU</sub>	Pull-up Resistance	All Input pins	40	100	200	ΚΩ
1. PU	Tull-up Nesistance	RESET pin	150	350	900	1777
I <sub>IL</sub>	Input Leakage Current All Input pins but RESET	$V_{IN} = V_{SS}$ (No Pull-Up configured) $V_{IN} = V_{DD}$		0.1	1.0	
Ι <sub>ΙΗ</sub>	Input Leakage Current RESET pin	$V_{IN} = V_{SS}$ $V_{IN} = V_{DD}$	-8	-16	-30 10	μΑ
	Supply Current in RESET Mode	V <sub>RESET</sub> =V <sub>SS</sub> f <sub>OSC</sub> =8MHz			7	mA
l	Supply Current in RUN Mode <sup>(2)</sup>	V <sub>DD</sub> =5.0.7 f <sub>INT</sub> =8MHz			7	mA
I <sub>DD</sub>	Supply Current in WAIT Mode (3)	V <sub>LD</sub> -5.0V f <sub>INT</sub> =8MHz			2	mA
	Supply Current in S1 ว.? Mode <sup>(3)</sup>	I <sub>LOAD</sub> =0mA V <sub>DD</sub> =5.0V			10	μΑ

#### Notes

<sup>(1)</sup> Hysteresis voltage between switching levels

<sup>(2)</sup> All peripherals ru. nir.g

<sup>(3)</sup> All periμhε ε's in stand-by

## **6.4 AC ELECTRICAL CHARACTERISTICS**

 $(T_A = -40 \text{ to } +85^{\circ}\text{C unless otherwise specified})$ 

Cumbal	Dovementor	Test Conditions		Value				
Symbol	Parameter	rest Conditions	Min.	Тур.	Max.	Unit		
t <sub>REC</sub>	Supply Recovery Time (1)		100			ms		
T <sub>WR</sub>	Minimum Pulse Width (V <sub>DD</sub> = 5V) RESET pin NMI pin		100 100			ns		
T <sub>WEE</sub>	EEPROM Write Time	T <sub>A</sub> = 25°C T <sub>A</sub> = 85°C		5 10	10 20	ms		
Endurance	EEPROM WRITE/ERASE Cycle		300,000	1 million		cycles		
Retention	EEPROM Data Retention	T <sub>A</sub> = 55°C	10		7/ 5	years		
C <sub>IN</sub>	Input Capacitance	All Inputs Pins			10	pF		
C <sub>OUT</sub>	Output Capacitance	All Outputs Pins		AU	10	pF		

## **6.5 A/D CONVERTER CHARACTERISTICS**

	which V <sub>DD</sub> has to be connected at 0		at next power-	D		
	ONVERTER CHARACTER o +85°C unless otherwise s		Sign			
Cumbal	Devemeter	Test Conditions		Value		l lm:4
Symbol	Parameter	Test Conactions	Min.	Тур.	Max.	Unit
Res	Resolution			8		Bit
A <sub>TOT</sub>	Total Accuracy (1) (2)	f <sub>OSC</sub> > 1.2MHz f <sub>OSC</sub> > 32kHz			±2 ±4	LSB
t <sub>C</sub>	Conversion Time	f <sub>CCC</sub> = 8MHz		70		μs
ZIR	Zero Input Reading	Conversion result when V <sub>IN</sub> = V <sub>SS</sub>	00			Hex
FSR	Full Scale Reacing	Conversion result when $V_{IN} = V_{DD}$			FF	Hex
ADI	Analog In out Current During Corversion	V <sub>DD</sub> = 4.5V			1.0	μΑ
AC <sub>IN</sub>	Finalog Input Capacitance			2	5	pF

#### Notes:

<sup>1.</sup> Period for which V<sub>DD</sub> has to be connected at 0V to allow internal Reset function at next power- p

<sup>1.</sup> I 'cise at AV<sub>DD</sub>, AV<sub>SS</sub> <10mV

<sup>2.</sup> With oscillator frequencies less than 1MHz, the A/D Converter accuracy is decreased. .

## **6.6 TIMER CHARACTERISTICS**

 $(T_A = -40 \text{ to } +85^{\circ}\text{C unless otherwise specified})$ 

Symbol	Parameter	Test Conditions		Unit		
Symbol	Farameter	rest Conditions	Min.	Тур.	Max.	Oill
f <sub>IN</sub>	Input Frequency on TIMER Pin*				<u>fint</u> 8	MHz
t <sub>W</sub>	Pulse Width at TIMER Pin*	$V_{DD} = 3.0V$ $V_{DD} > 4.5V$	1 125			μs ns

## **6.7 SPI CHARACTERISTICS**

Note*: When ava	ailable.									
6.7 SPI CHARACTERISTICS										
$(T_A = -40 \text{ to})$	+85°C unless otherwise specif	ied)		Al	70,					
Symbol	Parameter	Test Conditions		Volue	1	Unit				
Symbol	Parameter	Test Conditions	Záin.	Typ.	Max.	Unit				
Symbol F <sub>CL</sub>	Parameter  Clock Frequency	Test Conditions  Applied on Scl	Páin.		<b>Max.</b>	- <b>Unit</b> MHz				
			Páin.		<b>Max.</b> 1					

## **6.8 LCD ELECTRICAL CHARACTERISTICS**

 $(T_A = -40 \text{ to } +85^{\circ}\text{C unless otherwise specified})$ 

Symbol	Parameter	Test Conditions		Value				
Syllibol	raranietei	.151	Min.	Тур.	Max.	Unit		
V <sub>os</sub>	DC Offset Voltage	V <sub>LCD</sub> = Vdd, no load			50	mV		
V <sub>OH</sub>	COM High Level, Outh ע' Voltage SEG High Level בערבונו Voltage	I=100μA, V <sub>LCD</sub> =5V I=50μA, V <sub>LCD</sub> =5V	4.5					
V <sub>OL</sub>	COM Low Level, Output Voltage SEG Lov/Level, Output Voltage	I=100μA, V <sub>LCD</sub> =5V I=50μA, V <sub>LCD</sub> =5V			0.5	V		
$V_{LCD}$	Display Voltage	See Note 2	V <sub>DD</sub> -0.2		10			

### Notes:

2. An external resistor network is required when VLCD is lower then 4.5V.

<sup>1.</sup> The PC on sec refers to all segment and common outputs. It is the difference between the measured voltage value and nominal value for every vollage level.

## **7 GENERAL INFORMATION**

## 7.1 PACKAGE MECHANICAL DATA

Figure 33. 80-Pin Plastic Quad Flat Package





Figure 34. 80-Pin Ceramic Quad Flat Package



## **GENERAL INFORMATION (Cont'd)**

## 7.2 PACKAGE THERMAL CHARACTERISTIC

Symbol	Parameter	Test Conditions		Unit		
Symbol	Parameter	rest Conditions	Min.	Тур.	Max.	Offic
RthJA	Thermal Resistance	PQFP80			70	°C/W
KIIJA	Thermal Resistance	CQFP80W			70	C/VV

### 7.3 .ORDERING INFORMATION

## **Table 30. OTP/EPROM VERSION ORDERING INFORMATION**

Sales Type	Program Memory (Bytes)	1/0	Temperature Range	Ps chage
ST62E85BG1	7948 (EPROM)	12	0 to 70°C	CQFP80W
ST62T85BQ6	7948 (OTP)	12	-40 to 85°C	PQFP80
	7948 (OTP)	010°	olete,	
	ci(s)	, 0 ,		
P.	rodille			
usolete				
) (				




## ST6285B

## 8-BIT OTP/EPROM MCU WITH LCD DRIVER, EEPROM AND A/D CONVERTER

- 3.0 to 6.0V Supply Operating Range
- 8 MHz Maximum Clock Frequency
- -40 to +85°C Operating Temperature Range
- Run, Wait and Stop Modes
- 5 Interrupt Vectors
- Look-up Table capability in Program Memory
- Data Storage in Program Memory: User selectable size
- Data RAM: 192 bytes
- Data EEPROM: 128 bytes
- User Programmable Options
- 12 I/O pins, fully programmable as:
  - Input with pull-up resistor
  - Input without pull-up resistor
  - Input with interrupt generation
  - Open-drain or push-pull output
  - Analog Input
- 4 I/O lines can sink up to 20mA to drive LEDs or TRIACs directly
- One 8-bit Timer/Counter with 7-bit programmable prescaler
- One 8-bit AutoreloadTimor/Sounter with 7-bit programmable procedure and output compare
- Digital Watchdog
- 8-bit A/D Cວ. ນ∈rter with 8 analog inputs
- 8-bit Synchronous Peripheral Interface (SPI)
- 8-bit Asynchronous Peripheral Interface (UART)
- v. 'JCD driver with 40 segment outputs, 8 backplane outputs, 8 software selectable segment/backplane outputs and selectable multiplexing ratio.
- On-chip Clock oscillator can be driven by Quartz Crystal or Ceramic resonator
- One external Non-Maskable Interrupt
- ST6285-EMU2 Emulation and Development System (connects to an MS-DOS PC via a parallel port).

## **DEVICE SUMMARY**

DEVICE	ROM (Bytes)	I/O Pins
ST6285B	7948	12



Rev. 2.6

July 2001 73/78


## 1 GENERAL DESCRIPTION

## 1.1 INTRODUCTION

The ST6285B is mask programmed ROM version of ST62T85B OTP devices.

They offer the same functionality as OTP devices, selecting as ROM options the options defined in the programmable option byte of the OTP version.

Figure 1. Programming wave form



# 47mF 5V 100nF $V_{SS}$ $V_{DD}$ **PROTECT** - 14V TE311 100nF ZPD15 15V VR02003 Note: ZPD15 is used for overvoltage protection

## **1.2 ROM READOUT PROTECTION**

If the ROM READOUT PROTECTION option is selected, a protection fuse can be blown to prevent any access to the program memory content.

In case the user wants to blow this fuse, high voltage must be applied on the TEST pin.

Figure 2. Programming Circuit

## 1.3 ORDERING INFORMATION

The following section deals with the procedure for transfer of customer codes to STMicroelectronics.

#### 1.3.1 Transfer of Customer Code

Customer code is made up of the ROM contents and the list of the selected mask options. The ROM contents are to be sent on diskette, or by electronic means, with the hexadecimal file generated by the development tool. All unused bytes must be set to FFh.

The selected mask options are communicated to STMicroelectronics using the correctly filled OP-TION LIST appended. See page 76.

#### 1.3.2 Listing Generation and Verification

When STMicroelectronics receives the user's ROM contents, a computer listing is generated from it. This listing refers exactly to the mask which will be used to produce the specified MCU. The listing is then returned to the customer who must thoroughly check, complete, sign and return it to STMicroelectronics. The signed listing forms a

part of the contractual agreement for the creation of the specific customer mask.

The STMicroelectronics Sales Organization will be pleased to provide detailed information on contractual points.

Table 1. ROM Memory Map for ST6285B

ROM Page	Device Address	Description
Page 0	0000h-007Fh 0080h-07FFh	Reserved User RCM
Page 1 "STATIC"	0800h-0F9Fh 0FA0h-0FEFh 0FF0h-0FF7/i 0FF8h-2F/5h- 0FFCh-0FFFDh 0FFEh-0FFFh	Reserved Interrupt Vectors Reserved NMI Vector Reset Vector
Page 2	0000h-000Fh 0010h-07FFh	Reserved User ROM
Page 3	0000h-000Fh 0010h-07FFh	Reserved User ROM

**Table 2. ROM version Ordering Information** 

Sales Type	ROM	I/O	Temperature Range	Package
ST6285BQ1/XXX ST6285BQ6/XXX	7948	12	0 to +70°C -40 to 85°C	PQFP80
L	11/0/		L	
01	O <sub>O'o</sub> .			
P				
16/6				
60,				
osolete P				
02				
000				

	;	ST6285B MICROCONTR	OLLER OPTION LIST
Customer:			
Address:			
Contact:			
Phone:			
Reference:			
STMicroele	ectronics re	ferences:	*(5)
Device:		[] ST6285B (8 KB)	The same Aucillant
Package:		[] Plastic Quad Flat Pa	ackage (Tape & Reel)
Temperatur	e Range:	[] 0°C to + 70°C	[] - 40°C to < 25°C
Marking:	J	[] Standard marking [] Special marking: PQFP80 (10	× 0,
Authorized	characters a	re letters, digits, '.', '-', '/'	
714111011204	onaraotoro a	iro lottoro, digito, . , , ,	and option only.
Watchdog S	Selection:	[] Software Activat on [] Hardware Activation	
NMI pull-up	:	[] Enabled	[] Disabled
Readout Pro	otection:	[] Enab'ed.	
			wn by STMicroelectronics
			e blown by the customer
	~40	] Disabled	
	01		
1818	3		
Comments	:		
		nd backplanes used:	
	•	e in the application:	
Notes:			
Date:			
Signature:			
2.3.14.4.0.			

## **2 SUMMARY OF CHANGES**

Rev.	Main Changes	Date
2.6	Changed section 4.1.4 on page 37: PB0/RXD1 and PB1/TXD1 instead of PB1/RDX1 and PB0/TXD1. Changed Figure 33 on page 71. Changed option list (page 76).	July 2001

Obsolete Product(s). Obsolete Product(s)

Notes:

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without the express written covaried of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

©2001 STMicroelectronics - All Rights Reserved.

Purchase of  $I^2C$  Components by STMicroelectronics conveys a license under the Philips  $I^2C$  Patent. Rights to use these components in an  $I^2C$  system is granted provided that the system conforms to the  $I^2C$  Standard Specification as defined by Philips.

STMicroelectronics Group of Companies

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain Sweden - Switzerland - United Kingdom - U.S.A.

http://www.st.com

