

TS4621

High performance class G stereo headphone amplifier with I2C volume control

Features

- Power supply range: 2.3 V to 4.8 V
- 0.6 mA/channel quiescent current
- 2.1 mA current consumption with 100 µW/channel (10 dB crest factor)
- 0.006% typical THD+N at 1 kHz
- 100 dB typical PSRR at 217 Hz
- 100 dB of SNR A-weighted at G = 0 dB
- Zero pop and click
- I²C interface for volume control
- Digital volume control range from -60 dB to +4 dB
- Independent right and left channel shutdown control
- Integrated high efficiency step-down converter
- Low software standby current: 5 μ'A max.
- Output-coupling capacitors removed
- Thermal shutdown
- Flip-chip package: 1 65 r.im x 1.65 mm, 400 µm pitch, 1€ 5 umps


Applications

- Cellular phones, smart phones
- Mobile Internet devices
- PMP/MP3 players

Description

The TS4621 is a class G stereo headphone driver dedicated to high audio performance, high power efficiency and space-constrained applications.

It is based on the core technology of a low power dissipation amplifier combined with a high efficiency step-down DC/DC converter for supplying this amplifier.



When powered by a battery, the internal step-down DC/DC converter generates the appropriate voltage to the amplifier depending on the amplitude of the audio signal to supply the headsets. It achieves a total 2.1 mA current consumption at 100 μ W output power (10 dB crest factor).

THD+N is 0.02 % maximum at 1 kHz and PSRR is 100 dB at 217 Hz, which ensures a high audio quality of the device in a wide range of environments.

The traditionally bulky output coupling capacitors can be removed.

A dedicated common-mode sense pin removes parasitic ground noise.

The TS4621 is designed to be used with an output serial resistor. It ensures unconditional stability over a wide range of capacitive loads.

The TS4621 is packaged in a tiny 16-bump flip-chip package with a pitch of 400 µm.

Contents TS4621

Contents

1	Abso	lute ma	ximum ratings and operating conditions	6
2	Typic	al appli	cation schematics	8
3	Elect	rical ch	aracteristics	10
4	Appli	cation i	nformation	. 25
	4.1	I ² C bus	interface	. 25
		4.1.1	I ² C bus operation	25
		4.1.2	Control register CR1 - address 1	27
		4.1.3	Control register CR2 - address 2	28
		4.1.4	Control register CH3 - address 3	28
		4.1.5	Summary of output impedance	
	4.2	Wake-u	p and standby time definitior	29
	4.3	Overvie	ew of the class G, 2-leven cadphone amplifier	30
	4.4	Externa	al component selection	32
		4.4.1	Step-down incluctor selection (L1)	32
		4.4.2	Step-cົານ 'n ວutput capacitor selection (Ct)	32
		4.4.3	Fui' capacitive inverter capacitors selection (C12 and Css)	33
2 3 4		4.4.4	Fower supply decoupling capacitor selection (Cs)	33
		4.4.5	Input coupling capacitor selection (Cin)	33
\(9/2	4.4.6	Low-pass output filter (Rout and Cout) and IEC 61000-4-2 ESD protection	34
c0//		4.4.7	Integrated input low-pass filter	35
102	4.5	Single-	ended input configuration	35
		4.5.1	Layout recommendations for single-ended operation	37
	4.6	Startup	phase	39
		4.6.1	Auto zero technology	39
3		4.6.2	Input impedance	39
	4.7	Layout	recommendations	39
		4.7.1	Common mode sense layout	40
3	4.8	Demon	stration board	41

TS4621		Contents
5	Package information	43
6	Ordering information	45
7	Revision history	46

Obsolete Product(s). Obsolete Product(s)

List of figures TS4621

List of figures

Figure 1.	Typical application schematics for the TS4621	8
Figure 2.	SCL and SDA timing diagram	
Figure 3.	Start and stop condition timing diagram	
Figure 4.	Current consumption vs. power supply voltage	
Figure 5.	Standby current consumption vs. power supply voltage	
Figure 5.	Maximum output power vs. load in-phase	
•	Maximum output power vs. load out-of-phase	
Figure 7.	Maximum output power vs. load out-of-phase	
Figure 8.		
Figure 9.	Maximum output power vs. power supply voltage, RL = $32 \Omega \dots 1$	
Figure 10.	Maximum output power vs. power supply voltage, RL = $47 \Omega \dots $	
Figure 11.	Maximum output voltage vs. power supply voltage, in-phase	
Figure 12.	Maximum output voltage vs. power supply voltage, out-of-phase	14
Figure 13.	Current consumption vs. total output power, RL = 16 Ω	14
Figure 14.	Current consumption vs. total output power, RL = 32 Ω	14
Figure 15.	Current consumption vs. total output power, RL = 47 Ω	14
Figure 16.	Current consumption vs. total output power	15
Figure 17.	Power dissipation vs. total output power	15
Figure 18.	Output impedance vs. frequency in HiZ mode	15
Figure 19.	Differential input impedance vs. gain	15
Figure 20.	THD+N vs. output power RL = 16 Ω , in-phase, V_{CC} = 2.5 V	15
Figure 21.	THD+N vs. output power RL = 16 Ω , out-tiphase, V_{CC} = 2.5 V	15
Figure 22.	THD+N vs. output power RL = 16 Ω , n-pl ase, V_{CC} = 3.6 V	16
Figure 23.	THD+N vs. output power RL = 16 Ω , out-of-phase, V_{CC} = 3.6 V	16
Figure 24.	THD+N vs. output power RL = 16 Ω , in-phase, V_{CC} = 4.8 V	
Figure 25.	THD+N vs. output power RL = 16 Ω , out-of-phase, V _{CC} = 4.8 V	16
Figure 26.	THD+N vs. output power $R_L = 32 \Omega$, in-phase, $V_{CC} = 2.5 V$	
Figure 27.	THD+N vs. output no war RL = 32 Ω , out-of-phase, V_{CC} = 2.5 V	
Figure 28.	THD+N vs. output power RL = 32 Ω , in-phase, V_{CC} = 3.6 V	
Figure 29.	THD+N vs cutput power RL = 32 Ω , out-of-phase, V_{CC} = 3.6 V	
Figure 30.	THD+1 V_V s. output power RL = 32 Ω , in-phase, V_{CC} = 4.8 V_{CC} = 4.8 V_{CC} = 4.8 V_{CC}	
Figure 31.	This +N vs. output power RL = 32 Ω , out-of-phase, V _{CC} = 4.8 V	
Figure 32.	1'HD+N vs. output power RL = 47 Ω , in-phase, V _{CC} = 2.5 V	
Figure 35	THD+N vs. output power RL = 47 Ω , out-of-phase, V _{CC} = 2.5 V	
Fig'are 34.	THD+N vs. output power RL = 47 Ω , in-phase, V _{CC} = 3.6 V	
figure 35.	THD+N vs. output power RL = 47 Ω , out-of-phase, V_{CC} = 3.6 V	
Figure 36.	THD+N vs. output power RL = 47 Ω , in-phase, V _{CC} = 4.8 V	
Figure 37.	THD+N vs. output power RL = 47 Ω , out-of-phase, V_{CC} = 4.8 V	
Figure 38.	THD+N vs. frequency RL = 16 Ω , in-phase, V_{CC} = 2.5 V	18
Figure 39.	THD+N vs. frequency RL = 16 Ω , out-of-phase, V_{CC} = 2.5 V	18
Figure 40.	THD+N vs. frequency RL = 16 Ω , in-phase, V _{CC} = 3.6 V	
Figure 41.	THD+N vs. frequency RL = 16 Ω , out-of-phase, V_{CC} = 3.6 V	
Figure 42.	THD+N vs. frequency RL = 16 Ω , in-phase, V _{CC} = 4.8 V	
Figure 42.	THD+N vs. frequency RL = 16 Ω , out-of-phase, V_{CC} = 4.8 V	
Figure 44.	THD+N vs. frequency RL = 32 Ω , in-phase, V _{CC} = 2.5 V	
Figure 44.	THD+N vs. frequency RL = 32 Ω , out-of-phase, V_{CC} = 2.5 V	
Figure 45. Figure 46.	THD+N vs. frequency RL = 32 Ω , in-phase, V_{CC} = 3.6 V	
-		
Figure 47.	THD+N vs. frequency RL = 32 Ω , out-of-phase, V_{CC} = 3.6 V	
Figure 48.	$I \cap D + IN VS$. IT EQUELICY $\cap L = 32$ 14 III-DITASE, $V \cap C = 4.0$ V	∠U

47/

TS4621 List of figures

Figure 49.	THD+N vs. frequency RL = 32 Ω , out-of-phase, V _{CC} = 4.8 V	20
Figure 50.	THD+N vs. frequency RL = 47 Ω , in-phase, $V_{CC} = 2.5 \text{ V} \dots$	20
Figure 51.	THD+N vs. frequency RL = 47 Ω , out-of-phase, V_{CC} = 2.5 V	20
Figure 52.	THD+N vs. frequency RL = 47 Ω , in-phase, V_{CC} = 3.6 V	21
Figure 53.	THD+N vs. frequency RL = 47 Ω , out-of-phase, V_{CC} = 3.6 V	21
Figure 54.	THD+N vs. frequency RL = 47 Ω , in-phase, V_{CC} = 4.8 V	21
Figure 55.	THD+N vs. frequency RL = 47 Ω , out-of-phase, V_{CC} = 4.8 V	21
Figure 56.	THD+N vs. frequency RL = 10 k Ω	21
Figure 57.	THD+N vs. frequency RL = 600 Ω	21
Figure 58.	THD+N vs. output voltage RL = 10 k Ω	22
Figure 59.	THD+N vs. output voltage RL = 600 Ω	22
Figure 60.	THD+N vs. input voltage, HiZ left and right	22
Figure 61.	CMRR vs. frequency	22
Figure 62.	PSRR vs. frequency $V_{CC} = 2.5 \text{ V} \dots $	22
Figure 63.	PSRR vs. frequency V _{CC} = 3.6 V	22
Figure 64.	PSRR vs. frequency V _{CC} = 4.8 V	23
Figure 65.	Output signal spectrum	23
Figure 66.	Crosstalk vs. frequency RL = 16 Ω	23
Figure 67.	Crosstalk vs. frequency RL = 32 Ω	23
Figure 68.	Crosstalk vs. frequency RL = 32 Ω	23
Figure 69.	Crosstalk vs. frequency RL = $10 \text{ k}\Omega$	23
Figure 70.	Wake-up time	24
Figure 71.	Shutdown time	24
Figure 72.	I ² C write operations	26
Figure 73.	I ² C read operations	27
Figure 74.	TS4621 architecture	30
Figure 75.	Efficiency comparison	31
Figure 76.	Class G operating with a mucic sample	31
Figure 77.	Typical application schematic with IEC 61000-4-2 ESD protection	35
Figure 78.	Single-ended input contiguration1	36
Figure 79.	Single-ended in a configuration 2	36
Figure 80.	Incorrect ground connection for single-ended option	
Figure 81.	Correct ground connection for single-ended option	
Figure 82.	Common mode sense layout example	
Figure 83.	Demonstration board schematic	
Figure 84.	Copper layers	
Figure 35.	Copper layer and overlay layers	
Figure 23.	TS4621 footprint recommendation	
Figure 87.	Pinout	
Figure 88.	Marking (top view)	
Figure 89.	Flip-chip - 16 bumps	44
Figure 90.	Device orientation in tape pocket	44

1 Absolute maximum ratings and operating conditions

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{CC}	Supply voltage ⁽¹⁾ during 1ms.	5.5	V
V _{in+} ,V _{in-}	Input voltage referred to ground	+/- 1.2	V
T _{stg}	Storage temperature	-65 to +150	°C
T _j	Maximum junction temperature ⁽²⁾	150	°C
R _{thja}	Thermal resistance junction to ambient (3)	200	°C/W
P _d	Power dissipation	Internally limited ⁽⁴⁾	(5)
	Human body model (HBM) ⁽⁵⁾ All pins VOUTR, VOUTL vs. AGND	2	kV
	Machine model (MM), min. value ⁽⁶⁾	100	V
ESD	Charge device model (CDM) All pins VOUTR, VOUTL	500 750	V
	IEC61000-4-2 level 4, contact ⁽⁷⁾ IEC61000-4-2 level 4, air c'isch a gc ⁽⁷⁾	+/- 8 +/- 15	kV
	Lead temperature (soldering, 10 sec)	260	°C


- 1. All voltage values are measure a with respect to the ground pin.
- 2. Thermal shutdown is active ted when maximum junction temperature is reached.
- 3. The device is protected from over-temperature by a thermal shutdown mechanism, active at 150 $^{\circ}$ C.
- 4. Exceeding the power derating curves for long periods may provoke abnormal operation.
- 5. Human that model: a 100 pF capacitor is charged to the specified voltage, then discharged through a 1.5 Ω existor between two pins of the device. This is done for all couples of connected pin combinations while the other pins are floating.
- \mathcal{L} : \mathcal{M} ; chine model: a 200 pF capacitor is charged to the specified voltage, then discharged directly between two pins of the device with no external series resistor (internal resistor < 5 Ω). This is done for all couples of connected pin combinations while the other pins are floating.
- 7. The measurement is performed on an evaluation board, with ESD protection EMIF02-AV01F3.

6/47 Doc ID 17007 Rev 2

Table 2. Operating conditions

	Symbol	Parameter	Value	Unit
	V _{CC}	Supply voltage	2.3 to 4.8	V
	HPVDD	internal step-down DC output voltages High rail voltage Low rail voltage	1.9 1.2	V
	SDA, SCL	Input voltage range	GND to V _{cc}	V
	R _L	Load resistor	≥ 16	Ω
	C _L	Load capacitor Serial resistor of 12 Ω minimum, R _L \geq 16 Ω	0.8 to 100	nF
	T _{oper}	Operating free air temperature range	-40 to +85	G°C
	R _{thja}	Flip-chip thermal resistance junction to ambient	90	°C/W
Obsole	te Pro	Flip-chip thermal resistance junction to ambient		

Typical application schematics 2



Typical application schematics for the TS4621

Table 3. TS4621 pin description

	Pin number	Pin name	Pin definition
	A1	SW	Switching node of the buck converter
	A2	AV DD	Analog supply voltage, connect to battery
	A3	VOUTL	Output signal for left audio channel
	<u> </u>	INL-	Negative input signal for left audio channel
	B1	AGND	Device ground
	B2	C1	Flying capacitor terminal for internal negative supply generator
10SO,	В3	HPVDD	Buck converter output, power supply for amplifier
Ob	B4	INL+	Positive input signal for left audio channel
	C1	C2	Flying capacitor terminal for internal negative supply generator
	C2	PVSS	Negative supply generator output
	СЗ	CMS	Common mode sense, to be connected as close as possible to the ground of headphone/line out plug
	C4	INR+	Positive input signal for right audio channel
	D1	SDA	I ² C data signal, up to V _{CC} tolerant input
	D2	SCL	I ² C clock signal, up to V _{CC} tolerant input
	D3	VOUTR	Output signal for right audio channel
	D4	INR-	Negative input signal for right audio channel

8/47 Doc ID 17007 Rev 2

Table 4. TS4621 component description⁽¹⁾

Component	Value	Description
Cs	2.2 µF	Decoupling capacitors for V_{CC} . A 2.2 μF capacitor is sufficient for proper decoupling of the TS4621. An X5R dielectric and 10 V rating voltage is recommended to minimize $\Delta C/\Delta V$ when $V_{CC} = 4.8$ V. Must be placed as close as possible to the TS4621 to minimize parasitic
		inductance and resistance.
C12	2.2 µF	Capacitor for internal negative power supply operation. An X5R dielectric and 6.3 V rating voltage is recommended to minimize $\Delta C/\Delta V$ when HPVDD = 1.9 V.
		Must be placed as close as possible to the TS4621 to minimize parasitic inductance and resistance.
C _{SS}	2.2 µF	Filtering capacitor for internal negative power supply. An X5R divides and 6.3 V rating voltage is recommended to minimize $\Delta C/\Delta V$ when HPVDD = 1.9 V.
C _{in}	$Cin = \frac{1}{2 \times \pi \times Rin \times Fc}$	Input coupling capacitor that forms with Rin \approx Rindi f/2 a first-order high-pass filter with a -3 dB cut-off frequency Fc Fc example, at maximum gain G = 4 dB, Rin = 12.5 k Ω , C _{in} = 1 μ F, therefore, Fc = 13 Hz.
C _{out}	0.8 to 100 nF	Output capacitor of 0.8 nF minimum to 100 nF maximum. This capacitor is mandatory for operation of the TG:6.21.
R _{out}	12 Ω min.	Output resistor in-series with the TS4621 output. This 12 Ω minimum resistor is mandatory for up eration of the TS4621.
L1	3.3 µH	Inductor for internal DC/DC step-down converter. References of inductors: refer to Section 4.4.1 for more information.
C _t	10 μF	Tank capacitor for internal DC/DC step-down converter. An X5R dielectric and 6.2 V rating voltage is recommended to minimize Δ C/ Δ V when HF VDD = 1.9 V. Refer to <i>Section 4.4.2</i> for more information.

^{1.} Refer to Section 4.4 for a complete description of each component.



Electrical characteristics TS4621

3 Electrical characteristics

Table 5. Electrical characteristics of the I^2C interface for $V_{CC} = +3.6$ V, AGND = 0 V, $T_{amb} = 25^{\circ}C$ (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Unit
V _{IL}	Low level input voltage on SDA, SCL pins			0.6	V
V _{IH}	High level input voltage on SDA, SCL pins	1.2			V
V _{OL}	Low level output voltage, SDA pin, I _{sink} = 3mA			0.4	V
I _{in}	Input current on SDA, SCL		V _{SDA, SCL} 600kΩ	10	μA

Table 6. Electrical characteristics of the amplifier for V_{CC} = +3.6 V, AGND = 0 V, R_L= 32 Ω + 15 Ω, T_{amb} = 25° C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Unit
I _{CC}	Quiescent supply current, no input signal, both channels enabled		1.2	1.5	mA
I _s	Supply current, with input modulation, both channels or abled, HPVDD = 1.2 V, output power per channel, Felicitz Pout = 100 µW at 3 dB crest factor Pout = 500 µW at 3 dB crest factor Pout = 1 mW at 3 dB crest factor Pout = 100 µW at 10 dB crest factor Pout = 500 µW at 10 dB crest factor Pout = 500 µW at 10 dB crest factor Pout = 1 mW at 10 dB crest factor		2.3 3.7 4.7 2.1 3.1 3.9	3.5 5 6.5	mA
I _{STBY}	Standby current n.v.in.put signal, I ² C CR1 = 01h $V_{SDA} = 0 \text{ v, } I_{S, \gamma_L} = 0 \text{ V}$		0.6	5	μΑ
V _{in}	Input differential voltage range(1)			1	V_{rms}
V _{oo}	Output offset voltage No input signal	-500		+500	μV
V _{out}	Maximum output voltage, in-phase signals $R_L=16~\Omega,~THD+N=1\%~max,~f=1~kHz$ $R_L=47~\Omega,~THD+N=1\%~max,~f=1~kHz$ $R_L=10~k\Omega,~R_S=15~\Omega,~C_L=1~nF,~THD+N=1\%~max,~f=1~kHz$	0.6 1.0 1.0	0.8 1.1 1.3		V _{rms}
THD+N	Total harmonic distortion + noise, G = 0 dB V _{out} = 700 mVrms, F = 1 kHz V _{out} = 700 mVrms, 20 Hz < F < 20 kHz		0.006 0.05	0.02	%
PSRR	Power supply rejection ratio ⁽¹⁾ , V_{ripple} = 200 m V_{pp} , grounded inputs $F = 217 \text{ Hz}, G = 0 \text{ dB}, R_L \ge 16 \Omega$ $F = 10 \text{ kHz}, G = 0 \text{ dB}, R_L \ge 16 \Omega$	90	100 70		dB

Table 6. Electrical characteristics of the amplifier for V_{CC} = +3.6 V, AGND = 0 V, R_L = 32 Ω + 15 Ω , T_{amb} = 25° C (unless otherwise specified) (continued)

Symbol	Parameter	Min.	Тур.	Max.	Unit
CMRR	Common mode rejection ratio $F = 1 \text{ kHz}, G = 0 \text{ dB}, V_{ic} = 200 \text{ mV}_{pp}$ $F = 20 \text{ Hz} \text{ to } 20 \text{ kHz}, G = 0 \text{ dB}, V_{ic} = 200 \text{ mV}_{pp}$		65 45		dB
Crosstalk	Channel separation $\begin{aligned} R_L &= 32~\Omega + 15~\Omega~,~~G=0~dB,~F=1~kHz,~P_o=10~mW\\ R_L &= 10~k\Omega,~~G=0~dB,~F=1~kHz,~V_{out}=1~Vrms \end{aligned}$	60 80	100 110		dB
SNR	Signal-to-noise ratio, A-weighted, V_{out} = 1 V_{rms} , THD+N < 1%, F = 1 kHz ⁽¹⁾ G = +4 dB G = +0 dB	99 100		cil	сВ
ONoise	Output noise voltage, A-weighted $^{(1)}$ G = +4 dB G = +0 dB	0	(c)	11 9	μVrms
G	Gain range with gain (dB) = $20 \times \log[(V_{out}L/R)/(InL/R+ - InL/R-)]$	60		+4	dB
Mute	InL/R+ - InL/R- = 1 V _{rms}			-80	dB
-	Gain step size error	-0.5		+0.5	step- size
-	Gain error (G = +4 dB)	-0.45		+0.42	dB
R _{indiff}	Differential input impedance	25	34		kΩ
	Input impedance during wake-up pinas (referred to ground)		2		kΩ
Z _{out}	Output impedance when CR1 = 00h (negative supply is ON and amplifier output stages and OFF) ⁽¹⁾ F < 40 kHz F = 6 M'. iz F = 36 i '.'dz	10 500 75			kΩ Ω Ω
t _{wu}	W. kบฺว time ⁽²⁾		12	16	ms
t _{stb}	Standby time		100		μs
taik	Attack time. Setup time between low rail and high rail voltages of internal step-down DC/DC converter		100		μs
t _{dcy}	Decay time		50		ms

^{1.} Guaranteed by design and parameter correlation.

^{2.} Refer to the application information in Section 4.2 on page 29.

Electrical characteristics TS4621

Table 7. Timing characteristics of the I²C interface for I²C interface signals over recommended operating conditions (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Unit
f _{SCL}	Frequency, SCL			400	kHz
t _{d(H)}	Pulse duration, SCL high	0.6			μs
t _{d(L)}	Pulse duration, SCL low	1.3			μs
t _{st1}	Setup time, SDA to SCL	100			ns
t _{h1}	Hold time, SCL to SDA	0			ns
t _f	Bus free time between stop and start condition	1.3			μs
t _{st2}	Setup time, SCL to start condition	0.6		1	'us
t _{h2}	Hold time, start condition to SCL	0.6		110	μs
t _{st3}	Setup time, SCL to stop condition	0.6	11	10.	μs

Figure 2. SCL and SDA timing diagram




Figure 3. Signt and stop condition timing diagram





Figure 4. Current consumption vs. power supply voltage


Figure 5. Standby current consumption vs. power supply voltage



(V) 800

Figure 6. Maximum output power vs. load in-phase

Figure 7. Maximum output power vs. load out-of-phase








Figure 2. Waximum output power vs. power supply voltage, RL = 16 Ω

Figure 9. Maximum output power vs. power supply voltage, RL = 32 Ω






Electrical characteristics TS4621

Figure 10. Maximum output power vs. power supply voltage, RL = 47 Ω

Figure 11. Maximum output voltage vs. power supply voltage, in-phase







Figure 12. Maximum output voltage vs. power Figure 13. Current consumption vs. total supply voltage, out-of-phase output power, RL = 16 Ω







Figure 14 Current consumption vs. total output power, RL = 32 Ω

Figure 15. Current consumption vs. total output power, RL = 47 Ω







Figure 16. Current consumption vs. total output power

Figure 17. Power dissipation vs. total output power







Figure 18. Output impedance vs. frequency in Figure 19. Differential naut impedance vs. HiZ mode gain








Figure 20 TdD+N vs. output power RL = 16 Ω , in-phase, V_{CC} = 2.5 V

Figure 21. THD+N vs. output power RL = 16 Ω , out-of-phase, V_{CC} = 2.5 V






Electrical characteristics TS4621

Figure 22. THD+N vs. output power RL = 16 Ω , in-phase, V_{CC} = 3.6 V

Figure 23. THD+N vs. output power RL = 16 Ω , out-of-phase, V_{CC} = 3.6 V




10 Vcc = 3.6V, RL = 16Ω G = 4dB, Inputs = 180° BW < 30kHz, Tamb = 25°C

1 0.01
F=8kHz

10 0utput Power (r. V.)

Figure 24. THD+N vs. output power RL = 16 Ω , in-phase, V_{CC} = 4.8 V

Figure 25. THD+N vo output power RL = 16 % out-of-phase, V_{CC} = 4.8 V








Figure 26 THD+N vs. output power RL = 32 Ω , in-phase, V_{CC} = 2.5 V

Figure 27. THD+N vs. output power RL = 32 Ω , out-of-phase, V_{CC} = 2.5 V






16/47 Doc ID 17007 Rev 2

TS4621 Electrical characteristics

Figure 28. THD+N vs. output power RL = 32 Ω , in-phase, V_{CC} = 3.6 V

Figure 29. THD+N vs. output power RL = 32 Ω , out-of-phase, V_{CC} = 3.6 V







Figure 30. THD+N vs. output power RL = 32 Ω , in-phase, V_{CC} = 4.8 V

Figure 31. THD+N vo output power RL = 32 % out-of-phase, V_{CC} = 4.8 V








Figure 32 THD+N vs. output power RL = 47 Ω , in-phase, V_{CC} = 2.5 V

Figure 33. THD+N vs. output power RL = 47 Ω , out-of-phase, V_{CC} = 2.5 V






Electrical characteristics TS4621

Figure 34. THD+N vs. output power RL = 47 Ω , in-phase, V_{CC} = 3.6 V

Figure 35. THD+N vs. output power RL = 47 Ω out-of-phase, V_{CC} = 3.6 V




10 Vcc = 3.6V, RL = 47Ω G = 4dB, Inputs = 180° BW < 30kHz, Tamb = 25°C

1 0.01 F=8kHz

1 10 0utput Power (ι. V.)

Figure 36. THD+N vs. output power RL = 47 Ω , in-phase, V_{CC} = 4.8 V

Figure 37. THD+N vo output power RL = 47 % out-of-phase, V_{CC} = 4.8 V








Figure 28 THD+N vs. frequency RL = 16 Ω , in-phase, V_{CC} = 2.5 V

Figure 39. THD+N vs. frequency RL = 16 Ω , out-of-phase, V_{CC} = 2.5 V






18/47 Doc ID 17007 Rev 2

TS4621 Electrical characteristics

Figure 40. THD+N vs. frequency RL = 16 Ω , in-phase, V_{CC} = 3.6 V

Figure 41. THD+N vs. frequency RL = 16 Ω , out-of-phase, V_{CC} = 3.6 V




1 RL = 16Ω Vcc = 3.6V G = 0dB Inputs = 180° Bw < 20kHz Tamb = 25°C Po=1mW

1E-3
20
100
1000
1000
1000
10000 20k

Figure 42. THD+N vs. frequency RL = 16 Ω , in-phase, V_{CC} = 4.8 V

Figure 43. THD+N vs. (reguency RL = 16 % out-of-phase, V_{CC} = 4.8 V








Figure 44 THD+N vs. frequency RL = 32 Ω , in-phase, V_{CC} = 2.5 V

Figure 45. THD+N vs. frequency RL = 32 Ω , out-of-phase, V_{CC} = 2.5 V






Electrical characteristics TS4621

Figure 46. THD+N vs. frequency RL = 32 Ω , in-phase, V_{CC} = 3.6 V

Figure 47. THD+N vs. frequency RL = 32 Ω , out-of-phase, V_{CC} = 3.6 V




1 RL = 32Ω Vcc = 3.6V G = 0dB Inputs = 180° Bw < 20kHz Tamb = 25°C Po=1mW

1E-3 20 100 1000 1000 10000 20k Frequency (Hz)

Figure 48. THD+N vs. frequency RL = 32 Ω , in-phase, V_{CC} = 4.8 V

Figure 49. THD+N vo frequency RL = 32 % out-of-phase, V_{CC} = 4.8 V








Figure 30 THD+N vs. frequency RL = 47 Ω , in-phase, V_{CC} = 2.5 V

Figure 51. THD+N vs. frequency RL = 47 Ω , out-of-phase, V_{CC} = 2.5 V






20/47 Doc ID 17007 Rev 2

TS4621 Electrical characteristics

Figure 52. THD+N vs. frequency RL = 47 Ω , in-phase, V_{CC} = 3.6 V


Figure 53. THD+N vs. frequency RL = 47 Ω , out-of-phase, V_{CC} = 3.6 V



1 RL = 47Ω Vcc = 3.6V G = 0dB Inputs = 180° Bw < 20kHz Tamb = 25°C Po=10mW Po=

Figure 54. THD+N vs. frequency RL = 47 Ω , in-phase, V_{CC} = 4.8 V

Figure 55. THD+N vo frequency RL = 47 % out-of-phase, V_{CC} = 4.8 V








Figure 36 THD+N vs. frequency RL = 10 $k\Omega$

Figure 57. THD+N vs. frequency RL = 600 Ω





577

Electrical characteristics TS4621

Figure 58. THD+N vs. output voltage RL = 10 $k\Omega$

Figure 59. THD+N vs. output voltage RL = 600 Ω





Figure 60. THD+N vs. input voltage, HiZ left and right

Figure 61. CMRR vs. frequency







Figure C2 P3RR vs. frequency $V_{CC} = 2.5 \text{ V}$

Figure 63. PSRR vs. frequency $V_{CC} = 3.6 \text{ V}$






Figure 64. PSRR vs. frequency $V_{CC} = 4.8 \text{ V}$

Figure 65. Output signal spectrum




Figure 66. Crosstalk vs. frequency RL = 16 Ω

Figure 67. Crosstalk vs. frequency $RL = 32 \, \Omega$




Figure \Re Crosstalk vs. frequency $RL = 47 \Omega$

Figure 69. Crosstalk vs. frequency RL = 10 $k\Omega$





Figure 70. Wake-up time

Figure 71. Shutdown time



4 Application information

4.1 I²C bus interface

In compliance with the I²C protocol, the TS4621 uses a serial bus to control the chip's functions with the clock (SCL) and data (SDA) wires. These two lines are bi-directional (open collector) and require an external pull-up resistor (typically 10 k Ω). The maximum clock frequency in fast mode specified by the I²C standard is 400 kHz, which the TS4621 supports. In this application, the TS4621 is always the slave device and the controlling microcontroller MCU is the master device.

The slave address of the TS4621 is 1100 000x (C0h).

Table 8 summarizes the pin descriptions for the I2C bus interface.

Table 8. Pin description of the I²C bus interface

Pin	Functional discription
SDA	S∋r.⊲l aata pin
SCL	Clock input pin

4.1.1 I²C bus operation

The host MCU can write to the TS4621 coutrol register to control the TS4621, and read from the control register to obtain a configuration from the TS4621. The TS4621 is addressed by the byte consisting of the 7-bit slave address and the R/\overline{W} bit.

Table 9. First byte after the START message for addressing the device

A 6	A5	Α4	А3	A2	A 1	Α0	R/W
1	1	0	0	0	0	0	Χ

There are four control registers (*Table 10*) named CR1 to CR4. In read mode, all the control registers can be accessed. In write mode, only CR1, CR2 and CR3 can be addressed.

Table 10. Summary of control registers

Description	Register address	D7	D6	D5	D4	D3	D2	D1	D0
CR1	1	HP_EN_L	HP_EN_R	0	0	0	0	T_SH	SWS
CR2 volume control	2	Mute_L	Mute_R	Volume control				0	
CR3	3	0	0	0	0	0	0	HiZ_L	HiZ_R
CR4 identification	4	0	1	0	0	0	0	0	0

Register **Description** D3 D2 D1 D0 **D7 D6** D5 D4 address CR1 0 0 0 0 0 0 0 1 1 CR2 2 0 0 0 0 0 0 1 1 CR3 3 0 0 0 0 0 0 0 0 CR4 4 0 1 0 0 0 0 0 0

Table 11. Control registers at power up


Writing to the control registers

To write data to the TS4621, after the "start" message the MCU must:

- send the I²C 7-bit slave address and a low level for the R/W bit.
- send the register address to write to.
- send the data bytes (control register settings).

All bytes are sent MSB first. The transfer of written data ends with ϵ "stop" message. When transmitting several data bytes, the data can be written without having to repeat the "start" message or send the byte with the slave address. If several by es are transmitted, they will be written repeatedly to CR1, CR2 and CR3.

Figure 72. I²C write operations




Reading from the control registers

To read data from the TS4621, after the "start" message the MCU must:

- send the I²C 7-bit slave address and a low level for the R/\overline{W} bit.
- send the register address to read.
- send the I²C 7-bit slave address and a high level for the R/W bit.
- receive the data (control register value).

All bytes are read MSB first. The transfer of read data ends with a "stop" message. When transmitting several data bytes, the data can be read without having to repeat the "start" message or send the byte with the slave address. If several bytes are transmitted, they are read repeatedly from CR1, CR2, CR3 and CR4.

Figure 73. I2C read operations



4.1.2 Control register CR1 - address 1

Software shutdown: bit SWS

When SWS equals 1, the device is set to I²C software shutdown. When SWS equals 0, the negative supply and the internal DC/DC step-down converters are activated.

Caution:

When the TS4621 is in standby mode, the AVdd and SW pins are connected together with an impedance of approximately 1 k Ω This means that the HpVdd pin is set to the Vbat voltage through the L1 inductor. Consequently, the minimum standby current is only reached when the Ct capacitor is fully charged to '/bat (1 k Ω x 10 μ F x 5 = 50 ms maximum).

Channel activation: bits HP_EN_L and HP_EN_R

When HP_EN_L or HP_N H equals 1, the corresponding amplifier channel is enabled.

Thermal shutdown protection: bit T_SH

A thermal shatown protection is implemented to protect the device from overheating. If the temperature rises above the thermal junction of 150°C, the device is put into standby mode and a flag is raised in the read register CR1.

T_SH: equals 0 during normal operation, equals 1 when a thermal shutdown is detected.

When the temperature decreases to safe levels, the circuit switches back to normal operation and the corresponding flag is cleared.

4.1.3 Control register CR2 - address 2

Table 12. Volume control register CR2 - address 2

	Volume control range: -60 dB to +4 dB											
D5	D4	D3	D2	D1	Gain (in dB)		D5	D4	D3	D2	D1	Gain (in dB)
0	0	0	0	0	-60 dB		1	0	0	0	0	-11 dB
0	0	0	0	1	-54 dB		1	0	0	0	1	-10 dB
0	0	0	1	0	-50.5 dB		1	0	0	1	0	-9 dB
0	0	0	1	1	-47 dB		1	0	0	1	1	-8 dB
0	0	1	0	0	-43 dB		1	0	1	0	0	-7 c'B
0	0	1	0	1	-39 dB		1	0	1	0	1	-∂ dB
0	0	1	1	0	-35 dB		1	0	1	1		-5 dB
0	0	1	1	1	-31 dB		1	0	1	40	1	-4 dB
0	1	0	0	0	-27 dB		1	1	0	0	0	-3 dB
0	1	0	0	1	-25 dB		1	_1	0	0	1	-2 dB
0	1	0	1	0	-23 dB		1	ì	0	1	0	-1 dB
0	1	0	1	1	-21 dB			1	0	1	1	0 dB
0	1	1	0	0	-19 dB		1	1	1	0	0	+1 dB
0	1	1	0	1	-17 dB		1	1	1	0	1	+2 dB
0	1	1	1	0	-1:) cB		1	1	1	1	0	+3 dB
0	1	1	1	<u>.1C</u>	-13 dB		1	1	1	1	1	+4 dB

Mute function: bits MUTE_L and MUTE_R

In the Volume register, MUTE_L and MUTE_R are dedicated to enabling the mute function, inclependently of the channel. When MUTE_L and MUTE_R are set to 1, the mute function is enabled on the corresponding channel and the gain is set to -80 dB. When MUTE_L and VMUTE_R are set to 0, the I²C gain level is applied to the channel.

1.7.4 Control register CR3 - address 3

High output impedance mode: bits HiZ_L and HiZ_R

The TS4621 features a high-output impedance mode used, for example, to share the headphone jack with the audio and composite video signal.

To set this mode, you must set the HIZ bit to 1 for the targeted output in the CR3 register.

At this time, the considered output is in high-impedance mode with the following characteristics:

- Maximum input voltage = -1.8 to +1.8 V
- Output impedance = input impedance detected by the video driver. For an example, refer to Chapter 3: Electrical characteristics on page 10 or Figure 18.

28/47 Doc ID 17007 Rev 2

4.1.5 Summary of output impedance

Table 13. Summary table for output impedance vs. output mode

sws	HiZ	HP_EN	Output impedance	Maximum voltage allowed on output pin
1	0	0	20 to 40 Ω	Less than ± 100 mV
1	0	1	20 to 40 Ω	Less than ± 100 mV
1	1	0	about 10 kΩ	-0.3 V to AVdd
1	1	1	about 10 kΩ	-0.3 V to AVdd
0	0	0	20 to 40 Ω	Less than ± 100 mV
0	0	1	Less than 1 Ω	Not applicable
0	1	0	See Figure 18	-1.8 to +1.8 V
0	1	1	See Figure 18	-1.8 to - 1 8 ./

4.2 Wake-up and standby time definition

The wake-up time of the TS4621 is guaranteed at 12 rps typical (refer to *Chapter 3: Electrical characteristics*). However, since the TS4521 is activated with an I²C bus, the wake-up start procedure is as follows.

- 1. The master sends a start bit.
- 2. The master sends the device address.
- 3. The slave (TS4621) answers by an acknowledge bit.
- 4. The master sends the register address.
- 5. The slave (TS4021) answers by an acknowledge bit.
- 6. The masters and the output mode configuration (CR1).
- 7. If the S4521 was previously in standby mode, the wake-up starts on the falling edge of the eighth clock signal (SCL) corresponding to the CR1 byte.
- 3. After 12 ms (de-pop sequence time), the TS4621 outputs are operational.

The standby time is guaranteed as 100 μ s typical (refer to *Chapter 3*). However, since the TS4621 is de-activated with an I²C bus, the standby time operates as follows.


- 1. The master sends a start bit.
- 2. The master sends the device address.
- 3. The slave (TS4621) answers by an acknowledge bit.
- 4. The master sends the register address.
- 5. The slave (TS4621) answers by an acknowledge bit.
- 6. The master sends the output mode configuration (CR1), which corresponds, in this case, to standby mode.
- 7. The standby time starts on the falling edge of the eighth clock signal (SCL) corresponding to the CR1 byte.
- 8. After 100 μs, the TS4621 is in standby mode.

4.3 Overview of the class G, 2-level headphone amplifier

The TS4621 uses what is referred to as *class G operating mode*. This mode is a combination of the class AB biasing technique and an adaptive power supply. For this device, the power supply uses two levels: ± 1.2 V and ± 1.9 V.

To create the ± 1.2 V and ± 1.9 V levels, the device uses an internal high-efficiency step-down converter linked with a fully capacitive inverter from AVdd. Thanks to these internally-generated symmetrical power supply voltages, the output of the amplifier can be biased at 0 V, thus eliminating the classical bulky DC blocking output capacitors (typically more than 100 μ F).

Figure 74. TS4621 architecture



When an audio signal is playing with the TS4621, the class G feature adjusts in real time the internal power supply voltage in order to achieve the best efficiency possible. In addition, thanks to the fast transient response of the internal DC/DC converters, the switching between ± 1.2 V and ± 1.9 V can be achieved without audio clipping. Moreover, the out-of-audio band DC/DC switching frequency keeps the audio quality at a high level (distortion, noise, etc...).





Figure 75. Efficiency comparison

Most audio signals have a crest factor higher than 6 dB (10 d'd on average), which means that most of the time the music level is low. In this case, the setting of the internal DC/DC converters is low (1.2 V) and in this way, helps to minin iz a the power dissipation.

When the audio signal amplitude increases due to a peak or louder music, the setting of the internal DC/DC converters increases to 1.9 V, automatically increasing the output dynamic range. This 1.9 V value remains until the and of the decay time.

Figure 76 shows a music sample played at high levels.



Note:

HPVDD/PVSS voltages are created internally by DC/DC converters. To avoid destruction of the TS4621 power amplifier, do not connect any external power supply on these pins.

577

4.4 External component selection

The TS4621 requires few external passive components to operate correctly. Each component is described in the following sections.

4.4.1 Step-down inductor selection (L1)

The TS4621 needs one inductor for the internal step-down DC/DC converter. This inductor must fit the following constraints:

- Typical value: 2.2 μH to 3.3 μH (3.3 μH is recommended).
- Maximum current in operating mode: 400 mA
- Minimum inductor value at maximum current: 1.5 μH
- Maximum inductor value at zero current: 4.3 µH
- DC resistance: from 50 m Ω up to 450 m Ω

Table 14 shows the part number that should be used according to the inductor value.

Table 14. Recommended inductor

Manufacturer	Part number	Value
Murata	LQM21PN3R3NGPD	3.3 µH
	LQM2MPN373COL	3.3 µH
	LQM?MEINER2G0L	2.2 µH
FDK	MIP 3Z2012D3R3	3.3 µH
	MIPSZ2012D2R2	2.2 µH

4.4.2 Step-down output capacitor selection (Ct)

For the internal DC/DC step-down converter, the TS4621 needs one output capacitor.

The three criteria for selecting the output capacitor are the range value of the capacitor including self tolerance, DC variation and the minimum ESR value, which is mandatory to evoid oscillation of the converter. Therefore the following constraints must be observed.

- Typical capacitor value: 10 μF at DC = 0 V
- Maximum capacitor value: 12 μF at DC = 0 V
- Minimum capacitor value: 4.8 μF at DC = 2 V
- Voltage range across this capacitor: from 1.1 V to 2 V
- Minimum DC ESR value: 5 mΩ

A ceramic capacitor in a 0603-type package is also recommended because of its close placement to the TS4621, which makes it easier to minimize parasitic inductance and resistance that have a negative impact on the audio performance.

Table 13. The commended capacitor						
Manufacturer	Part number	Value				
	GRM188R60J106ME47	10 μF, 6.3 V, X5R				
Murata	GRM188R60J106ME84	10 μF, 6.3 V, X5R				
	GRM188R61E106ME73	10 μF, 25 V, X5R				

Table 15. Recommended capacitor

4.4.3 Full capacitive inverter capacitors selection (C12 and Css)

Two capacitors (C12 and Css) are needed for this internal DC/DC inverter.

The three criteria for selecting theses capacitors are the range value of the capacitor including self tolerance, DC variation and the minimum ESR to minimize power losses.

Typical capacitor value: 2.2 μF +/-20 %

Voltage across these capacitors: from 1.1 V to 2 V

Minimum capacitor value: 1 μF

Again, a ceramic capacitor in a 0603 or 0402-type package is a sc recommended because of their close placement to the TS4621, which makes it easier to minimize parasitic inductance and resistance that have a negative impact of the audio performance.

4.4.4 Power supply decoupling capacitor selection (Cs)

A 2.2 μ F decoupling capacitor with lov ESR is recommended for positive power supply decoupling. Packages such as the 0402 or 0603 are also recommended because of their close placement to the TS4621, which makes it easier to minimize parasitic inductance. It is advised to choose a X5R digiectric for capacitor tolerance, and a 10 V DC rating voltage for 4.8 V operations (or a 6.3 $^{\prime}$ DC rating voltage for 3.6 V operations), to take into consideration the $\Delta C/\Delta V$ variation of this type of ceramic capacitor.

An important parameter is the rated voltage of the capacitor. A 2.2 μ F/6.3 V capacitor used at 4.8 V DC typ cally loses about 40 % of its value. In fact, with a 4.8 V power supply voltage, the descuping value is about 1.3 μ F instead of 2.2 μ F. Because the decoupling capacitor influences the THD+N in the medium-to-high frequency region, this capacitor variation commes decisive. In addition, less decoupling means higher overshoots, which can be problematic if they reach the power supply's AMR value (5.5 V). This is why, for a 2.2 μ F value, we recommend a 2.2 μ F/10 V, a 4.7 μ F/6.3 V or a ceramic capacitor with a low DC bias variation rated at 6.3 V.

4.4.5 Input coupling capacitor selection (Cin)

Cin input coupling capacitors are mandatory for the TS4621's operation. They block any DC component coming from the audio signal source.

Cin with Rin form a first-order high-pass filter and the -3 dB cut-off frequency is:

$$FC(-3dB) = \frac{1}{2 \times \pi \times Rin \times Cin}$$

Rin is the single-ended input impedance that can be approximated at about Rindiff/2.

Rin also depends on the gain setting. *Figure 19* provides the differential input impedance vs. gain. One can also see that Rindiff is minimum for the maximum gain setting (that is, 4 dB).

one te

Therefore, in most cases, Rin should be set to 4 dB to calculate the minimum input capacitor Cin.

Example:

At maximum gain G = 4 dB, Rindiff/2 = $k\Omega/2$ = 17 $k\Omega$ However, to take into consideration the worst case, one has to use Rindiff/2 = 25 $k\Omega/2$ = 12.5 $k\Omega$

In this case and for a -3 dB cut-off frequency of 20 Hz, Cin = 0.64 μ F. The closest normalized value is 0.68 μ F but a 1 μ F capacitor is more suitable to take into consideration the capacitor tolerance +/-20 %.

If the aim is to have the 20 Hz at -1 dB, the capacitor has to be multiplied by 1.96. As such, $Cin = 0.64 \times 1.96 = 1.25 \,\mu\text{F}$. The closest normalized value would be 1.5 μF or 2.2 μF .

4.4.6 Low-pass output filter (Rout and Cout) and IEC 61000-4-2 ESD protection

The TS4621 is designed to operate with a passive first-order low-pass titer (as shown in *Figure 1.*). This low-pass filter is mandatory to ensure correct operation of the TS4621 over the volume range and output capacitance range vs. load.

Rout must have a value of 12 Ω minimum and Cout a value of 0.8 nF minimum up to 100 nF maximum. Values of 12 Ω and 1 nF are a good starting point for a design to be able to drive a classic headphone (16 Ω 32 Ω 60 Ω) and the line-10 of any Hi-fi system or sound card. The cut-off frequency of this filter (12 Ω and 1 nF) is approximately 13 MHz and clearly above the audio band.

However, this output RC filter is also a part of the IEC 61000-4-2 ESD protection. In most cases, this RC filter is designed with transient absorbers and the final solution can be a discrete solution or an integrated solution. ST Microelectronics' portfolio has many integrated solutions for FSD, but one dedicated to headphone amplifiers in particular: IPAD^(a) reference EMIFO2 AV01F3.

To fit the IEC 61000-4-2 standard, this audio line IPAD can be added to the output of the TS4621 as shown in *Figure 77*.

a. Copyright STMicroelectronics.




Figure 77. Typical application schematic with IEC 61000-4-2 ESD protection

By adding this ESD protection, the TS4621 complies with the IEC 61000-4-2 level 4 standard on jack pins. Our demonstration board has been tested using the same conditions as those outlined in the IEC 61000-4-2 standard. Results may differ depending on the layout of the PCB.

- 15 kV (air discherge)
- 8 kV (contact discharge)

This If AD has an internal series resistor Rout = 15 Ω +/-20 % and an output capacitor Cout = 0.2 nF +/-25 %.

4.4.7 Integrated input low-pass filter

The TS4621 has an integrated internal first-order low-pass filter with a -3 dB cut-off frequency set at 65 kHz and independent of the volume position. This integrated filter is present on each input and filters any out-of-band audio noise coming from the audio source.

4.5 Single-ended input configuration

The TS4621 can be used in a single-ended input configuration. InR- and InL- or InR+ and InL+ can be shorted to ground through input capacitors. All Cin capacitors must have the same value to keep the same PSRR performance as in a differential input configuration. *Figure 78* and *Figure 79* show how to connect the TS4621. Note the ground connection of each input. To avoid PSRR issues resulting from any ground noise, this connection must be done on the ground of the audio source and not on the ground of the TS4621 itself.

Figure 78. Single-ended input configuration1





Figure 79. Single-ended input configuration 2



TS4621

The gain range in these configurations remains unchanged and is given by:

 $VoutLR = VinLR \times Gain$


With reference to Figure 79., note that the absolute phase in the audio band is 180°.

4.5.1 Layout recommendations for single-ended operation

The connection location of each input that has to be set to ground is extremely important.

Incorrect connection location

Figure 80. Incorrect ground connection for single-ended option



If these inputs are connected to AGnd (the ground of the TS4621 class G), the output voltage can be expressed by the following simplified equation from an AC point of view.


Vout = Av x (Vaudio + Vmc + Vgndnoise) + Vbatnoise x PSRR (1)

As shown in Equation (1), any ground noise and any parasitic AC voltage on Vmc is directly multiplied by the gain of the amplifier. If Vmc can be totally controlled by the design of the audio source device (no parasitic AC voltage), it is not necessarily the case for Vgndnoise. This noise can be significantly reduced by an adequate low impedance ground plane, but not totally eliminated. In practice, only ten millivolts in the right frequency range are enough to produce an audible parasitic sound in the headphone with a volume level as low as -20 dB.

Correct connection location

As shown in *Figure 81*, the best option is to route the single-ended signal in parallel with the AC ground line of the other input. The AC grounded terminal must be routed in parallel to the audio signal and grounded with the ground of the audio source.

Figure 81. Correct ground connection for single-ended option



In this configuration, the AC output voltage is:

Vout = Av x (Vaudio + Vmc) + Vgndnoise x CMRR + Vbatnoise x PSRR (2)

'n equation (2), the ground noise is attenuated by the performance of the CMRR. In practice, 50 dB of CMRR and ten millivolts for ground noise gives an output of approximately 30 μ V, which is normally too low to be perceptible in the headphone. If Vmc is also totally controlled by the design of the audio source, equation (2) becomes:

Vout = Av x Vaudio + Vbatnoise x PSRR (3)

Like in differential mode, the main contributor for audio signal degradation is the AC noise voltage on Vbat. Thanks to the TS4621's very high PSRR that can attenuate GSM burst noise, equation (3) becomes:

Vout = Av x Vaudio (4)

4.6 Startup phase

The TS4621 uses different techniques to reduce the DC current consumption and offer a pop-and-click performance close to none.

4.6.1 Auto zero technology

During the start-up phase, the differential output voltage is sensed and adjusted to 0 V (+/-500 μ V) to avoid any pop noise when the amplifier becomes operational. This also helps to minimize extra current consumption due to the load (Icc-extra = VoutDC / Rload).

4.6.2 Input impedance

The TS4621 requires input coupling capacitors. The usual lowest frequency used for the headphone is close to 20 Hz. This frequency means a constant time for a first-order righpass filter of approximately $1 / (2 \times Pi \times 20) = 8 \text{ ms.}$

To achieve 95 % of the capacitor's charge, it is necessary to wait 3 x 8 ras = 24 ms, which is out of range for a device with a fast start-up time.

Because of the mismatching of all input capacitors and input resistors, if it is decided to start the TS4621 at a time of 8 ms, a voltage difference at the inputs (multiplied by the gain) can create a voltage step on the output and consequently a pop noise.

To avoid this issue during the starting phase, the 151621 accelerates the charging of the input capacitors by reducing the input impedance to 2 k Ω

In such a case, for a 1 μ F capacitor th $\stackrel{?}{_{\sim}}$ 95 % charge is reached in 6 ms. As the start-up time of TS4621 is 12 ms, there remains sufficient time to fully charge the input capacitors and as such eliminate any pop noise

4.7 Layout recommendations

Particular sitien ion must be given to the correct layout of the PCB traces and wires between the analysies, load and power supply (in most cases, the battery of the cellular phone).

The power and ground traces are critical since they must provide adequate energy and grounding for all circuits. Good practice is to use short and wide PCB traces to minimize voltage drops and parasitic inductance.

A track with a width of at least 200 μm for a copper thickness of 18 μm is recommended for bringing energy to the amplifier from the battery.

Proper grounding guidelines help improve audio performances, minimize crosstalk between channels, and prevent switching noise from coupling into the audio signal. It is also recommended to use a large-area and multi-via ground plane to minimize parasitic impedance.

A multi-layer PCB board allows double or multiple ground planes to be implemented. Most of the time, the top and bottom layers are used as ground planes and provide shielding for tracks routed on the intermediate layers. In addition, to minimize parasitic impedance over the entire surface, a multi-via technique that connects the bottom and top layer ground planes together in many locations is often used.


The copper traces that connect the output pins to the load and supply pins should be as wide as possible to minimize the trace resistances.

4.7.1 Common mode sense layout

The TS4621 implements a common-mode sense pin to correct any voltage differences that might occur between the return of the headphone jack and the AGND of the device that can create parasitic noise in the headphone and/or line out.

The solution to strongly reduce and practically eliminate this noise consists in connecting the headphone jack ground to the CMS pin. This pin senses the difference of potential (voltage noise) between the TS4621 ground and the headphone ground. Thanks to the frequency response and the attenuation of the common-mode sense pin, this noise is removed from the TS4621 outputs.

Figure 82. Common mode sense layout example



4.8 Demonstration board

A demonstration board is available at *www.st.com* with the order code STEVAL-CCA025V1. The following figures show the demonstration board schematics and associated PCB layouts.

Figure 83. Demonstration board schematic




Figure 84. Copper layers





Figure 85. Copper layer and overlay 'ayers



TS4621 **Package information**


5 **Package information**

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

75 µm min. $400~\mu m$ PCB pad size: Φ = 260 μ m maximum 100 μm max. Φ = 220 µm recommended Track 400 µm . 15) μm .∽.in. Not soldered mask opening 400 mm Solder mask opening: Φ = 300 μ m min (for 260 µm diameter pad) Pad in Cu 18 μ m with Flash NiAu (2-6 μ m, 0.2 μ m max.)

Figure 86. TS4621 footprint recommendation

Figure 87. Pinout



Package information TS4621

Figure 88. Marking (top view)

■ Logo: ST

■ Symbol for lead-free: E

■ Part number: 21

X digit: Assembly code

Date code: YWW

■ The dot marks pin A1



Figure 89. Flip-chip - 16 bumps





Figure 90. Device orientation in tape pocket



TS4621 Ordering information

6 Ordering information

Table 16. Order codes

Order code	Temperature range	Package	Packing	Marking
TS4621BEIJT	-40°C to +85°C	Flip-chip	Tape & reel	21

Obsolete Producits). Obsolete Producits)

Revision history TS4621

7 Revision history

Table 17. Document revision history

Date	Revision	Changes	
12-Feb-2010	1	Initial release.	
06-Dec-2010	2	Updated Chapter 4: Application information.	



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidic rics (ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and servines described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property 'ig 't's 's granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warrancy covering the use in any manner whatsoever of such third party products or services or any intellectual property contained the rain

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF CANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WEIGHT BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROFERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE "SED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warran'ty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liabil'ity of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2010 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

