

## Dual channel transceiver IC for SIO and IO-Link sensor applications



QFN20L (4x4 mm)



CSP19 (2.5x2.5 mm)

#### **Product status link**

L6364



#### **Features**

- Supply voltage from 5 V to 35 V
- 2.5 V to 5 V compatible I/Os
- 3.3 V and 5 V, 50 mA linear regulators
- 50 mA DC-DC regulator with configurable frequency (0.5 MHz to 2 MHz) & voltage (5 V to 10.5 V)
- Low dissipative (5  $\Omega$ ) CQ and DIO output stages configurable in high side, low side, push/pull
- Configurable reporting threshold (0.11 A to 0.25 A) of current limitation for CQ and DIO lines
- Configurable reporting threshold (0.22 A to 0.5 A) of current limitation for CQ//DIO line (Join Mode)
- Fully protected:
  - Embedded reverse polarisation diode (D<sub>OUT</sub> pin)
  - Full zero current reverse polarity between V<sub>PLUS</sub>, CQ, DIO and PGND pins
  - Configurable (up to 216°C) thermal shutdown threshold
  - 7-bit, calibrated, temperature measurement
  - Configurable (6.0 V to 15 V) V<sub>PLUS</sub> undervoltage detection
  - CQ and DIO short-circuit current limit and reporting
- -40 to +150°C operating temperature
- Suitable to drive L, C and R loads
- Quartz-free IO-Link clock extraction and timing generation at COM2 (38.4k Baud) and COM3 (230.4k Baud)
- Integrated UART peripheral with M-sequence handling (inc. checksum) for all IO-Link sequences according to specification v1.1
- Multi octet UART mode for M-sequence size up to 15 octets
- Single octet UART mode for unlimited M-sequence size and continuous data transfer
- Transparent UART mode for special applications
- CQ and DIO switching time = 100 ns (2 kΩ//2.2 nF load)
- 8 V Zener limits for fast demagnetization of inductive loads
- Two LED drivers with configurable (up to 8 mA) current
- Design to meet application requirements:
  - ESD IEC 61000-4-2 protection to 4 kV
  - EMC protection against surge (500 Ω coupling) above ±2A/50 µs
- Smart format QFN-20L 4x4 mm and CSP-19 2.5x2.5 mm packages

### **Application**

- Industrial sensors
- · Factory automation
- Process control



## 1 Description

The L6364 is a dual channel transceiver for industrial sensor applications.

It has been designed to support even the IO-Link standard and acts as a bridge between a microcontroller with a sensor or actuator function and a 24 V supply and signaling cable.

In normal operation the L6364 is configured at start up by the microcontroller via the SPI interface. Typically, the L6364 then operates as a Single Input Output device driving the output lines as configured by the microcontroller. If the device is connected to an IO-Link master, then the master can initiate communication and exchange data with the microcontroller while the L6364 acts as a physical layer for the communication.

The L6364 integrates a surge pulse suppressor circuit featuring the protection of the process side pins ( $V_{PLUS}$ , CQ, DIO, PGND) against up to  $\pm 1.5$  kV/50 us withstand pulses applied with 500  $\Omega$  coupling. Also, the same pins are protected against reverse polarity (Section 20).

The two symmetrical input/output stages (CQ and DIO) can be used either for the communication through the 24 V data bus or to drive industrial loads. Each output stage can be configured (Hi-Z, High Side, Low Side, Push-Pull) and protected against overload by the I<sub>SET</sub> programmable threshold (110 mA to 250 mA). Also, the JOIN mode configuration allows to reduce power dissipation and to double overload threshold by shorting CQ and DIO on the application.

The IC embeds two linear regulators (V3V3 and V5V) than can work either directly supplied by the external supply rail ( $V_{PLUS}$ ) or by the high efficiency and configurable ( $V_{SET}$ ,  $f_{SET}$ ) embedded DC-DC converter. The output voltage of the DC-DC can be used as additional supply rail for the application. The total current capability ( $I_{OUT}$ ) of the internal regulators and DC-DC is 50 mA.

The logic core of the IC is internally supplied by the V3V3 rail and communicates with the external microcontroller by an SPI (slave) interface, an interrupt signal (INT) and direct driving of DIO line (CTLD). The VDIG pin defines the voltage rail of these digital signals: it enables the IC to work even with microcontroller supplied by different rails than V3V3.

The internal logic embeds an IO-Link UART peripheral that can be configured by the microcontroller in one of the three possible options: Transparent, Single-octet or Multi-octet (Section 8). In Transparent mode the IC works purely as a physical layer between the microcontroller and the 24 V data bus: the workload for the management of the input/output data is fully demanded to the firmware running on the microcontroller. In Single-octet and Multi-octet modes the IC itself does a set of IO-Link required checks on the input/output data with consequent drastic reduction of the workload for the microcontroller. The Multi-octet is usually preferred when the data transfer with the IO-Link master can be managed by the available 8-bits registers buffer: the IC generates an interrupt to microcontroller when all data in the buffer are ready. If IO-Link data transfer exceeds the IC buffer capability, then Single-octet can be used instead: in this case the IC generates an interrupt at every octet ready.

The I 6364 offers two programmable pins (I ED1 and I ED2) acting as I ED drivers with configurable current.

The L6364 offers two programmable pins (LED1 and LED2) acting as LED drivers with configurable current capability (up to 8 mA, each).

DS13363 - Rev 6 page 2/62



Figure 1. Block diagram VPLUS 5.0V Lin.Reg V5V DC-DC V3V3 3.3V Lin.Reg NC PLL Short detectors M-seq control Sigout VDIG MOSI PGND MISO LED Driver Registers SCK Î INT


**Block diagram** 

page 3/62




# Package and pin-out

Figure 2. Package and pin-out - QFN



N.B. GND pin and Exposed pad to be shorted on PCB

Figure 3. Package and pin-out - CSP



DS13363 - Rev 6 page 4/62



**Table 1. Pin description** 

Group/Exposure	Pin number (QFN)	Pin number (CSP)	Name	Function	Type <sup>(1)</sup>
	11	D1	V <sub>PLUS</sub>	Line supply voltage	PWR
	14	B1	CQ	Line data signal SIO/SDCI	ANA IO
Line (Process side)/ External	13	C1	DIO	Line data signal DI/DO	ANA IO
	15	A1	PGND	Switch ground return	PWR
	11	PWR			
	17	А3	MOSI	1	CI
	19	A4	SS		CI
	20	B4	SCK	SPI interface clock signal	CI
SPI, INT, CTLD	18	В3	MISO	1	COZ
(Logic side)/Internal	16	A2	INT	Interrupt	CO
	1	A5	VDIG	shifting logic: usually connected to the same supply rail of the	PWR
	10	B2	CTLD		CI
LED/External	6	C3	LED1	LED1 source current	ANA O
LLD/LXterrial	7	D5	LED2	LED2 source current	ANA O
Low voltage supply/	3	C4	V5V	Sensor and microcontroller	PWR
Internal	2	B5	V3V3	supply	PWR
	9	D2	D <sub>OUT</sub>	. ===	ANA IO
DC-DC/Internal	8	D3	L <sub>OUT</sub>	Inductor power feed	ANA IO
	5	D4	V <sub>DCDC</sub>		PWR
Unused/Internal	12	C2	N/C	Not connected	-

PWR: power, CI: CMOS input, CO: CMOS output, COZ: output with tristate function, ANA IO: Analogue input output, ANA
O: Analogue output.

DS13363 - Rev 6 page 5/62

<sup>2.</sup> although the internal core of the IC is supplied by the V3V3, the full operation is guaranteed even when VDIG is connected either to 2.5 V, 3.3 V, 5.0 V or 5.5V rail.



## 4 Technical data

## 4.1 Absolute maximum ratings

Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. All voltages are referenced to GND unless otherwise specified.

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
	Pin Voltage (steady-state)	- 35 to + 35	
$V_{VPLUS}$ , $V_{CQ}$ , $V_{DIO}$	Pin Voltage (during surge pulse transient with 500 $\Omega$ coupling, $I_{SURGE}$ < $\pm$ 3 $A_{PK})$	- 45 to + 45	V
V <sub>V5V</sub>	5 V voltage pin	- 1 to 7	V
V <sub>V3V3</sub>	3.3 V voltage pin	- 1 to 5	V
V <sub>DIG</sub> , V <sub>LED1</sub> , V <sub>LED2</sub>	Digital pins (SPI, CTLD, INT, VDIG) and LED pins	- 1 to 7	V
V <sub>ESD</sub>	Electrostatic protection (HBM)	2	kV
P <sub>D</sub>	Power Dissipation	Internally limited	W
T <sub>LEAD</sub>	Soldering temp. (20-40sec, cf. JEDEC J-STD-020C)	260	°C
T <sub>STOR</sub>	Storage Temperature Range	-40 to 150	°C

Operation above the absolute maximum ratings may lead to instantaneous device failure. Operation of the L6364 between the operating ratings and the absolute maximum ratings leads to a reduced operating lifetime.

### 4.2 Thermal characteristics

Table 3. Thermal data

Symbol	Parameter	Va	lue	Unit
Syllibol	Falanietei	QFN20L	CSP19	Offic
R <sub>th(JC)</sub>	R <sub>th</sub> between die and bottom (for QFN) / top (for CSP) case surface measured by cold plate as per JESD51	3.9	4.9	°C/W
R <sub>th(JA)</sub>	Thermal resistance junction-ambient as per JEDEC specification (JESD51-7) (1)	43.4 <sup>(2)</sup>	76.3 <sup>(3)</sup>	C/VV

- 1. 2s2p, FR4 under still air conditions
- 2. Maximum power dissipation = 1.5 W (@ $T_{amb}$  = 85 °C,  $T_{J}$  < 150 °C)
- 3. Maximum power dissipation = 0.85 W (@ $T_{amb}$  = 85 °C,  $T_{J}$  < 150 °C)

DS13363 - Rev 6 page 6/62



## 4.3 Recommended operating conditioning

Table 4. Recommended operating conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
I <sub>QUIES</sub>	Operating current supply, no pin currents, DC-DC enables		3.0	3.5	mA
I <sub>QUIES_START</sub>	Operating current supply on pin V <sub>PLUS</sub> during startup			10	mA
	V <sub>PLUS</sub> supply voltage, I <sub>V3v3</sub> = 50 mA, (DC-DC disabled)	4.5	24	35	V
$V_{SUP}$	V <sub>PLUS</sub> supply voltage, I <sub>V5V0</sub> = 50 mA, (DC-DC disabled)	6	24	35	V
	Minimum V <sub>PLUS</sub> (DC-DC enabled) (see Figure 15)		10.5		V
V <sub>DCDC_5V_MIN</sub>	Minimum V <sub>DCDC</sub> output voltage (V <sub>SET</sub> ) for use of V5V	6.1			V
C <sub>BLK</sub>	Blocking capacitor on V <sub>PLUS</sub>	100			nF
C <sub>EMC</sub>	EMC blocking capacitor		470		pF
C <sub>V3V3</sub>	Capacitor C <sub>V3V3</sub>	1		10	μF
C <sub>V5V</sub>	Capacitor C <sub>V5V</sub> (V5V in use)	1		10	μF
C <sub>DOUT</sub>	Capacitor C <sub>DOUT</sub>	0.01		1	μF
C <sub>DCDC</sub>	Capacitor C <sub>DCDC</sub>		2.2		uF
L <sub>DCDC</sub>	Inductor L <sub>DCDC</sub>		220		uH
C <sub>QLOAD_MAX</sub>	Maximum load capacitor CQ (see Figure 22) <sup>(1)</sup>			250	nF
C <sub>DIOLOAD_MAX</sub>	Maximum load capacitor DIO (see Figure 22) (1)			250	nF
C <sub>JOINLOAD_MAX</sub>	Maximum load capacitor JOIN mode (see Figure 23) (1)			500	nF
L <sub>CQLOAD_MAX</sub>	Maximum load inductance CQ (see Figure 22)			(2)	mH
L <sub>DIOLOAD_MAX</sub>	Maximum load inductance DIO (see Figure 22)			(2)	mH
L <sub>JOINLOAD_MAX</sub>	Maximum load inductance JOIN mode (see Figure 23)			(2)	mH

<sup>1.</sup> values measured with pure capacitive load.

### 4.4 Electrical characteristics

Electrical parameters are valid over the operating temperature and voltage range, unless otherwise stated.

Table 5. Receiver CQ/DIO

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>THH</sub>	Input threshold "H"	RF bit = 0 in CFG	10.5		13	V
V <sub>THL</sub>	Input threshold "L"	register (see Table 32).	8		11.5	V
V <sub>THHR</sub>	Input threshold "H"	RF bit = 1 in CFG	-10%	(V <sub>VPLUS</sub> /1.8)-0.5	+10%	V
V <sub>THLR</sub>	Input threshold "L"	register (see Table 32).	-10%	(V <sub>VPLUS</sub> /1.8)+0.5	+10%	V
V <sub>HYS</sub>	Hysteresis		0.5	1	1.5	V
V <sub>IN</sub>	Input range CQ/DIO				35 V <sub>VPLUS</sub> +10	V
f <sub>BIT</sub>	Data rate	BD bit = 0 in CFG register (see Table 32).		38.4		kBaud

DS13363 - Rev 6 page 7/62

<sup>2.</sup> unlimited, see Section 19 for further details.



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
f <sub>ВІТ</sub>	Data rate	BD bit = 1 in CFG register (see Table 32).		230.4		kBaud
t <sub>BIT</sub>	Bit time			1/f <sub>BIT</sub>		μs
f <sub>CK</sub>	Internal clock base		-10%	10	+10%	MHz

Table 6. Short-circuit and wake-up detection

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SHORT</sub>	Set current tolerance	See Table 28	-20%	I <sub>SET</sub>	+20%	mA
t <sub>SHORT</sub>	Filter delay		-10%	14	+10%	μs
N <sub>SHORT</sub>	Number of activation attempts/retry	SIO bit = 1 in CCTL		2		
t <sub>RETRY</sub>	Retry delay	register (see Table 32).	-10%	50	+10%	μs
t <sub>RESTART</sub>	Short-circuit restart time	,	-10%	100	+10%	ms

Figure 4. Example of wake-up sequence timing ( $V_{CQ}$  = green plot;  $I_{CQ}$  = red plot;  $V_{INT}$  = Yellow)




Table 7. POR (Power On Reset)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>POR</sub>	POR release threshold		1.6	2	2.5	V
V <sub>HYST</sub>	POR hysteresis			0.1		V

Table 8. Output switches individual channels CQ/DIO

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
R <sub>SW</sub>	Output resistance	I <sub>OUT</sub> = 100mA		5	10	Ω
V	Zanar valtaga	I <sub>OUT</sub> = 10mA	6		10	V
$V_{ZEN}$	Zener voltage	I <sub>OUT</sub> = 100mA		8		V
I <sub>SAT</sub>	Saturated current			1.2		Α

DS13363 - Rev 6 page 8/62



### Table 9. Line surge protection, parameters with respect to any pair PGND, CQ, DIO, V<sub>PLUS</sub>

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V <sub>SURGE(LEAKAGE)</sub>	Internal surge clamps leakage	V = ±35 V		10	40	μA
V <sub>SURGE(THRESHOLD)</sub>	Internal surge clamps activation threshold	I = ±100 mA	±35	±40	±45	V

### Table 10. Thermal shutdown

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
εΤ	Temperature accuracy	150 °C	-10		10	°C
εΤ	Temperature accuracy	30 °C	-5		5	°C
O <sub>HYST</sub>	Thermal hysteresis			10		°C

### Table 11. Digital pins

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
$V_{DIG}$	Voltage drop on digital pins	I <sub>DIG</sub> = -4 mA			0.5	V
$V_{DL}$	Input low signal				0.15 V <sub>DIG</sub>	V
$V_{DH}$	Input high signal		0.5 V <sub>DIG</sub>			V
t <sub>cl</sub>	Clock low phase	SCK	50			ns
t <sub>ch</sub>	Clock high phase	SCK	50			ns
t <sub>ms</sub>	Setup wrt. SCK	MOSI	10			ns
t <sub>mh</sub>	Hold wrt. SCK	MOSI	10			ns
t <sub>ss</sub>	Setup wrt. SCK	SS	10			ns
t <sub>sh</sub>	Hold wrt. SCK	SS	10			ns
t <sub>md</sub>	Output availability	MISO		18	40	ns
R <sub>PU</sub>	Pull-up resistance	SS, SCK, MOSI	50		200	kΩ
R <sub>PD</sub>	Pull-down resistance	CTLD	50		200	kΩ

#### Table 12. LED driver

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit	
I <sub>LED</sub>	Sink current base unit <sup>(1)</sup>	See Figure 13	-10%	0.5	+10%	mA	

<sup>1.</sup> The current supplied by each LED pin can be configured between 0 to 8 mA by LED1[3:0] and LED2[3:0] of LED register (address 0x07). One bit increment of LEDx[3:0] corresponds to +0.5 mA(typ).

**Table 13. Linear regulators** 

Symbol	Parameter	Parameter Test condition Min.		Тур.	Max.	Unit
I <sub>PLUSREV</sub>	Power fail reverse leak	V <sub>DCDC</sub> = D <sub>OUT</sub> = 35 V V <sub>PLUS</sub> = GND			10	μА
I <sub>OUT</sub>	Regulator output capability	Load on V3V3 or V5V pin	50			mA
R <sub>START_MIN</sub>	Startup static capability		67			Ω
V <sub>V3V3</sub> Regulator output voltage		0 mA < I <sub>V3V3</sub> < 50 mA	3.0	3.3	3.6	V
V <sub>V5V</sub> Regulator output voltage		0 mA < I <sub>V5V</sub> < 50 mA	4.5	5.0	5.5	V

DS13363 - Rev 6 page 9/62



Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
I <sub>PD5V</sub>	Pull-down current of V5V pin		50	100	200	μA
Vuv	Undervoltage detect	see Table 29, V <sub>UV</sub> < 10 V	UV <sub>SET</sub> -1	UV <sub>SET</sub>	UV <sub>SET</sub> +1	V
V UV		V <sub>UV</sub> ≥ 10 V	UV <sub>SET</sub> -10%	UV <sub>SET</sub>	UV <sub>SET</sub> +10%	V

## Table 14. DC-DC supply

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
$V_{VPLUS}$	Supply voltage	V <sub>VPLUS</sub> > target Output voltage of DC-DC, see Table 31			35	V
V <sub>DIODE</sub>	Voltage drop on internal diode between V <sub>PLUS</sub> and D <sub>OUT</sub> pins	I <sub>DIODE</sub> = 20 mA		850		mV
l <sub>OUT</sub>	DC-DC Output current		50			mA
V <sub>SET_TOL</sub>	V <sub>SET</sub> tolerance	see Table 31	-10%	V <sub>SET_NOM</sub>	+10%	V
t <sub>VSET</sub>	V <sub>SET</sub> step size			52		μs
$\Delta t_{VSET}$	V <sub>SET</sub> range delay	V <sub>SET_MIN</sub>	7*t <sub>VSET_MIN</sub>		7*t <sub>VSET_MAX</sub>	μs
R <sub>DCDC</sub>	Output voltage load regulation	0 - 50 mA			2	Ω
I <sub>STARTUP</sub>	Startup current	From pin V <sub>PLUS</sub> , see Section 17.3.1	50	80	140	mA
V <sub>STARTUP</sub>	Startup voltage	On pin V <sub>DCDC</sub> , see Section 17.3.1	7.5	8.0	8.5	V
V <sub>VPLUSDCMIN</sub>	DC-DC operation start		7.0	8.0	9.0	V
V <sub>DCMIN</sub>	Minimum internal core voltage to enable DC-DC		2.8			V
f <sub>DCDC</sub>	Operating frequency	see Table 30	-10%	f <sub>SET</sub>	+10%	kHz
R <sub>HIGH</sub>	High side resistance		3.3	6.6	20	Ω
R <sub>LOW</sub>	Low side resistance		4.5	7.2	20	Ω
I <sub>LIMIT</sub>	I <sub>LIMIT</sub> in inductor		70		90	mA
R <sub>SHUNT</sub>	Sense resistance		0.6	1	1.5	Ω

DS13363 - Rev 6 page 10/62



## 5 Startup

At startup, power is applied via the cable on V<sub>PLUS</sub>. The embedded Power-On-Reset (POR) circuit ensures the proper startup of the L6364 with the output switches initially in a high impedance state. The device core of the L6364, including the control for the 5 V regulator, is supplied by the V3V3 supply.

The SPI communication logic is reset whenever SS='1' and is independent of the L6364 power on reset itself. It is therefore possible to read the SPI register values even when the L6364 is in reset. In particular, the STATUS:RST bit is read as part of the STATUS byte on every SPI access.

This bit is cleared when the device is in reset, or when the device has been reset. This status information can be used as set out in Table 15 to determine the L6364 reset state, and also to react to unexpected reset conditions.

Table 15. L6364 reset conditions

Device state	STATUS:RST	INT	Comment
Power-On-Reset (POR)	0	0	L6364 is in power on reset (checked at the start of the SPI access). Only the STATUS:RST bit is valid. The microcontroller may wait for a high level on INT before proceeding.
Device reset (post POR) 0		1	L6364 has been reset, and the INT line is forced high. Write STATUS:RST='1' to allow normal operation of the L6364.
Operation	1	Х	Normal operation

The microcontroller should initialize the state of the internal registers to the desired values after reset.

DS13363 - Rev 6 page 11/62



### 6 SPI communication

Internal registers (see Table 32) are provided to observe and control the L6364 state.

These register settings are read and written via the SPI interface, where the L6364 is the SPI slave. The operating voltage level for inputs and outputs on the SPI interface is set by the VDIG pin. Usually, this pin is directly connected either to the V5V or V3V3 pins (Section 23). However, full functionality of the IC is guaranteed even when VDIG pin is connected to 2.5 V, or 3.3 V, or 5.0 V or 5.5 V rail, although the internal core works at the V3V3 rail.

The detailed timing diagram is shown in Figure 5 Data is shifted into an internal shift register from input MOSI on each rising SCK edge. Data is made available on pin MISO at each falling SCK edge. Note that the MISO line is only driven when the slave specific select line is SS='0', which allows other SPI slaves to share the same SPI bus.

The MSB of the address byte is a WR/RDn bit, where a '1' indicates that each byte is written to the registers. Valid data is always made available on the MISO line independent of the WR/RDn bit.

Where a register is written and read in the same operation, then the read value is the old register value. During read operations, the level of the MOSI line is ignored for the data bytes.

The byte sequence for data transmission is shown in Figure 6. Each transmission sequence consists of a falling SS edge which synchronizes transmission, followed by a target register address byte.

During the transmission of the address byte from the microcontroller to the L6364, the status register contents are sent from the L6364 to the microcontroller.




Figure 5. Register programming.

#### 6.1 Multiple byte exchange

Multiple registers at consecutive addresses can be read or written by extending the access as shown in Figure 6; bytes are written on the rising SCK clock edge of the eighth bit of each byte.

With the WR/RDn bit set, a simultaneous read/write operation is started. Now, with a multiple byte exchange, it is possible to both read and write the values of multiple register bytes in one operation.

This is particularly useful with larger M-sequence types where there is limited time available for the SPI exchange.

DS13363 - Rev 6 page 12/62



Figure 6. Single byte and sequential byte accesses

Consecutive access

MOSI: A DN DN+1 DN+2 DN+3 ...

MISO: S DN DN+1 DN+2 DN+3 ...

Single access

SS MOSI: A D

SS MISO: S D

KEY: A: Address byte, D: Data byte, S: Status byte

DS13363 - Rev 6 page 13/62



## 7 DIO pin

The DIO pin is a fully protected I/O which is driven or sampled independently via SPI. This pin may be operated in one of two modes:

- JOIN mode (DCTL:DIO bit = '0').
   This is the default configuration for DCTL:DIO bit. The DIO/CQ outputs function together to provide a single, double drive strength, IO-Link conformal output. The outputs, DIO and CQ, must be externally shorted together. When in this mode, the DCTL:HS and DCTL:LS no longer have any effect on the output state.
- DIO mode (DCTL:DIO bit = '1').
   The DIO line functions as independent high voltage digital input output pin. Setting bit DCTL:IEN in this mode, enables a signal level change interrupt, informing the microcontroller that a level change has occurred on the DIO line.

## 7.1 DIO mode output control

In DIO mode there are two alternatives for controlling the pin output state: via SPI (DCTL:EXT reset) or directly via pin CTLD (DCTL:EXT set). Table 16 and Table 17 show how the output is controlled in both cases respectively.

Mode	DCTL:HS	DCTL:LS	DIO Channel Output State
Off	0	0	HiZ
Low	0	1	0
High	1	0	1
Illegal	1	1	HiZ

Table 16. DIO control via SPI-DCTL:EXT='0'

If bit DCTL:EXT is set, bits DCTL:HS and DCTL:LS function as configuration bits, which configure the DIO output to be a PNP, NPN or Push-Pull driver.

**DIO Channel Output State** DCTL:HS Mode DCTL:LS CTLD='1' CTLD='0' 0 0 HiZ Inactive HiZ NPN HiZ**PNP** 1 n 1 HiZ Push-Pull 1 1 1 0

Table 17. Direct DIO control via pin CTLD - DCTL:EXT='1'

The high- and low-side switches are identical and have an on-state resistance of  $R_{SW.}$  Any inactive switch acts as a Zener diode limiting the voltage on the DIO line to  $V_{ZEN}$  above  $V_{VPLUS}$  (high-side switch), or  $V_{ZEN}$  below GND (low-side switch). This allows rapid switch-off for inductive loads.

The DIO data level is monitored for signals, filtering out pulses with a duration of less than (1/16) \* T<sub>BIT</sub>, see Table 5.

The decision threshold for the DIO data level is determined by the CFG:RF bit. Where this is '0', the IO-link standard absolute levels are used, and where the bit is '1' the threshold is referred to  $V_{VPLUS}/1.8$ .

#### 7.2 SIO mode control

In the SIOActive state, the high-side or low-side switches are switched according to the CCTL:HS and CCTL:LS bits. It is not legal to switch on both simultaneously, and this register setting disables both switches.

DS13363 - Rev 6 page 14/62





The high-side and low-side switches are identical, and have an on-state resistance of  $R_{SW}$ . Any inactive switch acts as a Zener diode limiting the voltage on the CQ line to  $V_{ZEN}$  above  $V_{PLUS}$  (high-side switch), or  $V_{ZEN}$  below GND (low-side switch). This allows rapid switch-off for inductive loads.

DS13363 - Rev 6 page 15/62



## 8 IO-Link UART peripheral

The L6364 contains an IO-Link UART peripheral for bidirectional communication according to the IO-Link Standard

The peripheral is controlled, and data is exchanged, via SPI register accesses. In an application where pins CQ and DIO are coupled together i.e. JOIN mode, then a reference to CQ in the following refers to the shorted pair.

#### 8.1 Multi-octet UART mode

#### 8.1.1 SIO mode

Figure 7 shows the IO-Link UART peripheral state machine. When the CCTL:SIO bit is set, the L6364 is set to Single Input Output mode. In this mode the L6364 has the following states:

- SIOActive: The CQ line is driven according to the setting of the HS and LS bits of CCTL register. The internal UART does not run in this state and so master messages are only detected if a wake-up request from the master is received, which switches the L6364 to the SIOListen state. If the output is set to high impedance (CCTL:HS=LS='0'), then the L6364 can not receive a wake-up request from the master. It is therefore necessary to switch to IO-Link mode (CCTL:SIO='0') if communication detection is required with a high impedance output.
- SIOListen: The L6364 has experienced a short-circuit via a wake-up request from the master. Both high-side and low-side switches are off, and the restart timer is running. Transitions on the CQ line are read as data, and stored in the data buffer (FR0 to FR14 registers). If a complete, valid, master message is received, then the state changes to Transmit, an interrupt is generated and the restart timer is reset. If the timer expires, then the L6364 returns to the SIOActive state and the CQ line is driven again after the transmission.

#### 8.1.2 IO-Link mode

At startup, and if the SIO bit is cleared, the L6364 enters IO-Link mode. In this mode the L6364 has the following states:

IOListen: Transitions on the CQ line are read as data, and stored in the data buffers. Once a complete
master message has been read, or an error is experienced in reception (e.g. bad parity, checksum or timeout), then the state changes to Transmit.

#### 8.1.3 Transmit mode

Following reception of an IO-Link master message the L6364 enters the following state:

• Transmit: The L6364 is waiting on data from the microcontroller, or is in the process of transmitting data on the CQ channel. The L6364 reverts to IOListen or SIOActive on completion of the transmission, or if an abort is generated by the microcontroller by setting END bit in the LINK register. If the L6364 has entered Transmit from an SIO mode, the microcontroller would normally now set the L6364 to IO-Link mode, such that the L6364 continues to listen for further information from the master. If the L6364 experiences a short-circuit during Transmit, then the STATUS:SSC bit is set, and the L6364 returns to either IOListen or SIOListen.

DS13363 - Rev 6 page 16/62



#### IO-Link UART peripheral (multi-octet mode) state machine 8.1.4

Initialization IO-Link mode **IOListen** +do : transitions on the CQ line are read as data and stored in the data buffer Notes : Master message read Transmission complete, short detected during transmission or aborted by writing a or error in reception LINK:END command [previous state was IO-Link model Transmit mode Transmit **IO-LINK** mode set by the Notes :waiting for data from microcontroller microcontroller or in the process of transmitting data on the CQ channel Valid master Transmission SIO mode message complete, short read detected during **SIOListen** transmission or +entry : start restart timer (trestart) +entry : HS,LS switches are off : transitions on the CQ line are read +do as data, and stored in the data buffer [previous state Notes: the L6364 has received a short was SIO mode] circuit via a wake-up request from the master Short trestart circuit/ elapsed Wake-up **SIOActive** Notes : the CQ line is driven according to the setting of the CCTL:HS and CCTL:LS bits

Figure 7. IO-Link UART peripheral state machine

#### 8.1.5 Interrupt handling

aborted by

writing a

LINK:END

command

The L6364 signals an event to the microcontroller using the INT pin, which is intended to be configured as a level sensitive interrupt.

DS13363 - Rev 6 page 17/62



#### 8.1.6 Data interrupt handling

If the STATUS:DAT bit is read as active (high) on an SPI access, then the L6364 is halted in a WAIT condition and is waiting for either a LINK:END or LINK:SND command from the microcontroller.

While the L6364 is in the WAIT condition the interrupt pin (INT), the STATUS:INT bit and the STATUS:DAT bit remain active continuously.

Data can be read and written to the L6364 registers while in the WAIT condition.

Typically the LINK register and FR registers are accessed to read the incoming data, and the FR registers are written to set up the outgoing data. As the L6364 is halted, it doesn't generate further data interrupts in the WAIT condition.

When the microcontroller sends either a LINK:END or LINK:SND command, the interrupt pin (INT), the STATUS:INT bit and the data bit, STATUS:DAT, are cleared within 220 ns of the last SCK edge of the SPI write access.

If the microcontroller detects an active interrupt after the SPI access, or if the STATUS:DAT bit is read as active (high) on a subsequent SPI access, then new data is available.

The LINK register is duplicated as LINK2 at address 0xF to optimize sequential SPI access:

- a sequential SPI read can be used to read the LINK2 register and then the frame registers in one SPI
  operation.
- a sequential SPI write (including SND bit) can be used to write the LINK2 register and then the frame registers. Transmission starts once the FR0 register is written and the micro-controller must ensure that the subsequent registers have valid values before the start of transmission of the respective octets.

### 8.1.7 Short-circuit, overtemperature and undervoltage interrupt handling

The INT pin and the STATUS:INT bit are additionally active (high) if the last value of the short-circuit, undervoltage or overtemperature status bits communicated on the SPI is different to the current value.

The L6364 handles short-circuit and overtemperature autonomously and does not require a reaction from the microcontroller.

It is possible for these status bits to change at any time, and so the interrupt may be removed between entering the interrupt service routine and reading the status on the SPI.

The interrupt is removed during the next SPI access to the L6364. If an SPI access is made without checking the value of these bits, as is typical during processing of a data interrupt, it is normal to record the status values from the final access, or to explicitly add an extra SPI access.

#### 8.1.8 Interrupt handler structure

The interrupt handler will typically have the following sequence:

read the L6364 status with a read access from the LINK register if (STATUS:DAT is active)

{

analyze the STATUS:CHK bit, read the FR registers

send LINK2:SND or LINK2:END as appropriate and write the response into the FR registers

update the microcontrollers copy of the short-circuit, undervoltage and overtemperature status based on the status bits received in the previous access. Take action if necessary.

#### 8.1.9 Changing to and from SIO mode

The L6364 should be placed into IO-Link mode as soon as communication with the master is established. Typically a switch from SIO mode (CCTL:SIO='1') to IO-Link mode (CCTL:SIO='0') is made during the WAIT condition when a valid message is detected from the master.

A switch from IO-Link mode to SIO mode is typically made shortly after the device response for the FALLBACK command has been sent. The switches themselves are, however, only activated by the microcontroller after the period defined in the IO-Link specification.

The L6364 may be switched from SIO mode to IO-Link mode at any time without disturbing data reception or transmission. A switch from IO-Link mode to SIO mode may disturb data reception if a master is in the process of transmitting, and the UART is therefore reset if this occurs.

DS13363 - Rev 6 page 18/62



#### 8.1.10 SPI register writes outside interrupt service routines

The interrupt service routine typically accesses the SPI, and so it is necessary to avoid a collision between an interrupt service routine SPI access and any other SPI access made from the microcontroller.

Accessing the SPI clears a short-circuit or overtemperature interrupt, and so the received value of these bits must be recorded by the microcontroller.

If a function makes a number of sequential SPI accesses, then it is reasonable to ignore these status bits on all but the last access, and record the values read on this last access.

It is not necessary to check the STATUS:DAT bit outside the interrupt service routine, since the data interrupt remains active until the microcontroller responds.

## 8.2 Single octet UART mode

The L6364 supports an operating mode called Single octet UART mode, which performs a simplified data transfer function, transferring one octet at a time in either direction.

In this mode, M-sequence type recognition (MSEQ:M2CNT), the number of on-demand data octets (MSEQ:OD1, MSEQ:OD2) and checksum verification/generation are disabled and, therefore, must be realized by the microcontroller.

Note, that an exchange is always triggered by the master. It is not possible to transmit data without first receiving valid data. Figure 8 shows the single octet UART mode state machine. When the CCTL:SGL bit is set by the microcontroller, the L6364 is set to single octet UART mode.

#### 8.2.1 Buffering

The FR0 register and the L6364 UART internal register together provide double buffering of data in receive and single buffering in transmit. In order to avoid buffer over- or under-runs it is necessary for the microcontroller to:

- read FR0 before the UART writes a new octet in Receive mode (delay ca. 11xT<sub>BIT</sub>), or
- write FR0 before the UART requires a new octet in Transmit mode (delay ca. 3xT<sub>BIT</sub>).

#### 8.2.2 Receive mode

In Receive mode the L6364 has the following states:

#### Receive wait:

The L6364 has received a complete master octet via the CQ channel. A data interrupt is generated (STATUS:DAT='1') and the received octet is placed in the FR0 register.

The microcontroller has access to the FR0 register and reads the received octet. The state changes to Receive Interim.

The UART continues to run in this state receiving the following frame. A buffer over-run results if the microcontroller does not read FR0 before the frame completes. A UART frame is 11 bits, which at 230.4kBaud gives a period of  $47\mu s$  for the two SPI accesses, each of 16 bits. At 4 MHz SPI this corresponds to an SPI delay of 4  $\mu s$ .

Error conditions: parity error, stop bit, time-out (more than 4xT<sub>BIT</sub> waiting for the next UART frame on the CQ line), or buffer under-run are signaled with a data interrupt (STATUS:DAT='1') with additionally STATUS:CHK='1'. The microcontroller should respond by writing LINK:END and discarding any received octets.

The master stops sending after the last master octet and so a time-out is generally detected by the L6364 in the delay while the microcontroller is preparing the response. The condition is held internally in the L6364 and discarded by the L6364 when FR0 is written by the microcontroller, initiating transmission. The timeout is therefore not reported to the microcontroller in this case.

#### · Receive interim:

The UART receives data on the CQ line and copies this to the FR0 register, switching to Receive wait on completion.

Once the expected number of octets is received, the microcontroller initiates sending by writing the first octet in the response M-sequence to FR0, thereby switching the L6364 to Transmit mode (see Section 8.2.3). (In single octet UART mode the equivalent of a LINK:SND command is achieved by writing to FR0).

In SIOListen mode a received UART frame is only reported if the parity and stop bits are correct. The microcontroller must switch from SIO mode to IO-Link mode after reception of a valid UART frame before responding with LINK:END, otherwise the L6364 returns to SIO mode conflicting with the further master transmission.

DS13363 - Rev 6 page 19/62



#### 8.2.3 Transmit mode

Transmit mode is entered when the microcontroller writes FR0 while the L6364 is in the Receive wait state.

The UART reads this value from the FR0 register, emptying the buffer, and starts transmitting. The L6364 enters the Transmit wait state.

The L6364 provides a single octet data buffer and requests further data whenever this buffer is empty, including during the transmission of the previous octet. It is only necessary to ensure that this buffer is refilled before the UART needs to send the next octet.

The maximum allowed time between the starts of two subsequent frames on IO-Link is 11  $T_{BIT}$  frame + 3  $T_{BIT}$  pause = 14  $T_{BIT}$ , which at 230.4kBaud gives a period of 60  $\mu$ s for the 16 bit SPI access. At 4 MHz SPI this corresponds to an SPI delay of 4  $\mu$ s.

In Transmit mode the L6364 has the following states:

- Transmit wait: The L6364 requests a new octet by sending a data interrupt (STATUS:DAT='1'). The L6364 is waiting for a response from the microcontroller, which either writes FR0 with a new octet to continue transmission, or LINK:END to terminate transmission.
- Transmitting (buffer empty): The UART sends the current octet. A further response is requested from the microcontroller, by sending a data interrupt (STATUS:DAT='1'). If the microcontroller provides a further octet, this is placed in the buffer and the state changes to Transmitting (buffer full), if the microcontroller writes LINK:END, then the state changes to Transmitting (terminating).
  If the microcontroller does not provide an octet before the UART transmission completes, then the state changes to Transmit wait.
- **Transmitting (buffer full)**: The UART sends the current octet. On completion, it sources the next octet from the buffer, and the state changes to Transmitting (buffer empty).
- Transmitting (terminating): The UART sends the current octet. On completion, the PHY returns to idle.

#### 8.2.4 Timing errors in transmit

The microcontroller can cause a timing error in Transmit mode if the delay in response is too long. These errors are not monitored by the L6364. A minimum inter-frame time delay of  $1xT_{BIT}$  is, however, guaranteed by the L6364.

#### 8.2.5 Error condition in transmit

Error conditions are reported to the microcontroller as either short-circuit (STATUS:SSC='1', reported following a delay of t<sub>RETRY</sub>), or overtemperature (STATUS:SOT='1').

The conditions are handled autonomously by the L6364 and no intervention by the microcontroller is necessary. The normal data flow is preserved and the L6364 requests further octets from the microcontroller as if the error were not present.

These octets are silently dropped and no attempt is made to transmit them. Under error conditions, then transmission may be terminated by the microcontroller using LINK:END='1'.

DS13363 - Rev 6 page 20/62



#### 8.2.6 Single octet UART mode state machine

SIOActive Notes: the CQ line is driven according to the setting of the CCTL:HS and CCTL:LS bits IO-Link mode set by CCTL:SGL='1' IO-Link mode IOListen SIOListen +do : UART in reads data on CQ line, copies result to FR0 Parity error, stop error, timeout or buffer over-re signaled with CHK='1'. Microcontroller responds LINK:END and discards received octets Complete valid m octet received octet received Receive mode Vrite FR Receive interim Receive wait Transmitting wait (buffer full) : set data interrupt (STATUS:DAT='1') : UART reads data in on CQ line : UART reads data in (buffer empty) : UART sends +do : UART sends data out on CQ line +entry : set data interrupt (STATUS:DAT='1 lotes : waiting for response from Transmitting FR0 written I INK-END : UART send: FR0 END

Figure 8. Single octet UART mode state diagram

#### 8.2.7 Synchronization in single octet UART mode

The L6364 uses a PLL (phase-locked loop) to continuously lock the UART receive and transmit frequency to the master frequency.

A few octet values (00h, 80h, e0h, f8h and feh) do not provide information which can be used to correct the PLL frequency, and a continuous sequence of these values could prevent the PLL performing frequency tracking for some time.

In IO-Link operation, however, it is not possible to create such M-sequences as the defined format of the M-sequence, and in particular the checksum, guards against this.

A continuous sequence of these octets is possible when the single octet UART mode is used in a proprietary mode, eg. for code download.

In this case, the insertion of a synchronization octet ( $aa_h$ ) at least every 75 ms is required, taking into account a worst case dissipation change (1W) in combination with a worst case oscillator temperature drift. The interval of 75 ms is equivalent to 240 octets at 38.4kBaud assuming an inter-frame delay of 1 bit. We recommend the insertion of a synchronization octet every 32 octets.

## 8.3 Transparent UART mode

The L6364 supports an operating mode for transparent communication of UART frames.

In this mode, the frames are received and transmitted from a UART peripheral in the microcontroller, and the function of the DUAL PHY device is reduced to that of a physical level converter.

This mode is supported by dual use of the MOSI and MISO pins, maintaining the low overall pin-count and a restricted use of microcontroller resources.

Transparent mode is entered by setting the CCTL:TRNS register bit to '1' via the SPI. In this mode the IO-Link state machine in the L6364 and the PLL are placed in reset.

The interrupt line and status monitoring for reset, short-circuit, overtemperature and undervoltage events continue to function.

### 8.3.1 Pin functions in transparent mode

In transparent mode, the MOSI and MISO pins are used for both SPI communication, and for the transparent path. The SS pin controls the use of the MOSI and MISO pins, according to Table 18.

DS13363 - Rev 6 page 21/62



Table 18. P	in dua	l use in	transparen	t mode
-------------	--------	----------	------------	--------

	SPI comm's Transparent path		MOSI	MISO
SS='0'	SPI comm's active	CQ output switch control frozen	SPI data in	SPI data out
SS='1'	SPI comm's frozen	Transparent path active	CQ output switch control	Filtered CQ line level

An SPI communication in transparent mode is shown in Figure 9. Initially the L6364 is driving the CQ line; an SPI exchange is then conducted in which the L6364 is instructed to stop driving the line, and finally the IO-Link master drives the CQ line.

Typically the microcontroller SPI access routine records the MOSI level in use before setting SS='0' to start an SPI access, and assert this value again on the MOSI line before setting SS='1'.

The microcontroller should preset the MOSI pin to the required level before the first SPI access enabling transparent mode.

Support for this may, however, be automatic depending on the microcontroller.

The SPI connection to the L6364 is not suitable for a bus connection of multiple SPI slaves in transparent mode as the MOSI line is permanently driven.

transparent path in transparent path in SPI access operation SIO=HS=LS='0' operation SIO=HS=LS='1' (transparent path frozen) SS SCK sampled MOSI used for MOSI value reasserted transparent path in SPI before SS release at end MOSI of SPI comm's CQ controlled by L6364 CQ controlled by master cq MISO

Figure 9. Illustration of operation in transparent mode

### 8.4 Transparent mode output path

With SS='1', the level of the MOSI pin controls the output switches according to the SIO, HS and LS bit settings as shown in Table 19. Where SS='0' for SPI access the level latched on the MOSI line is frozen, and used in the place of the MOSI line itself.

The CCTL:HS and CCTL:LS bits function as enables for the high-side and low-side switches respectively, and select operation as a high-side, low-side or push-pull device.

Note that the logical path from MOSI to CQ is inverting.

Table 19. Transparent mode operation

CCTL:SIO	CCTL:HS	CCTL:LS	Operation	Short-circuit	
1	0	0	SIOListen operation		
1	0	1	Low-side SIO operation	Short reported after retry	
1	1	0	High-side SIO operation		

DS13363 - Rev 6 page 22/62



CCTL:SIO	CCTL:HS	CCTL:LS	Operation	Short-circuit
1	1	1	Push-pull SIO operation	Short reported after retry
0	0	0	IOListen operation	Short timers reset
0	0	1	Do not use	
0	1	0	Do not use	
0	1	1	Push-pull IO-Link operation	Short reported immediately

In transparent SIO operation (CCTL:TRNS='1', CCTL:SIO='1') a short is only reported after N retries, see t<sub>RETRY</sub>, which is suitable to indicate the presence of a valid IO-Link wake-up pulse.

In transparent IO-Link operation (CCTL:TRNS='1', CCTL:SIO='0'), a short is reported immediately after  $t_{SHORT}$ .

In both cases the device attempts to drive the line again after t<sub>RETRY</sub> and then t<sub>RESTART</sub> without intervention from the microcontroller.

The output switches are disabled while a short is reported, protecting the device from excessive dissipation.

The short condition and associated internal timers can be reset by setting IOListen operation (CCTL:TRNS='1', CCTL:SIO=CCTL:HS=CCTL:LS='0'), which allows switching to push-pull IO-Link operation after valid data has been received.

Following a cleared short condition, a new driving operation should only be selected after receiving valid IO-Link data or waiting for at least  $t_{\text{RESTART}}$ .

#### 8.4.1 Transparent mode input path

With SS='1' in transparent mode, the level of the MISO line is the inverted level of the CQ signal. The signal is filtered with a constant delay filter,  $(1/16) * T_{BIT}$ , see Table 5, to remove line glitches.

#### 8.4.2 Leaving transparent mode

Transparent mode is left by clearing the CCTL:TRNS register bit to '0' via the SPI.

DS13363 - Rev 6 page 23/62



## 9 IO-Link physical layer

#### 9.1 UART frame

Table 20. UART frame definition

Bit#	Significance	Level
1	START	0
2	LSB	b0
3		b1
4		b2
5		b3
6		b4
7		b5
8		b6
9	MSB	b7
10	PARITY	Р
11	STOP	1

A logic '1' is transmitted as a low level on the CQ line, and a logic '0' is transmitted as a high level on the line. The idle state for the CQ line is low.

Even parity is used, that is, there is always an even number of logical '1' bits in the 9 bit concatenation of the data bits b[7:0] and the parity bit.

### 9.2 M-sequence interpretation

The data direction is derived from the MSB of the first octet of the master message, M-sequence control (MC), where a '1' denotes a read operation and a '0' a write.

Table 21. M-sequence control (MC) octet

MSB		SB				LSB	
R/W	Comm chan.	W	Address				

The M-sequence type is derived from bits [7:6] of the second octet of the master message, "Checksum/ Msequence type" (CKT), which have permissible values of 2'b00, 2'b01, or 2'b10, and denotes whether the structure of the message is of Type 0, Type 1 or Type 2.

Table 22. Checksum/M-sequence type (CKT) octet

MSB					LSB
M-seq. type			Check	ksum	

The total length of the received M-sequence is determined according to Table 23 and is dependent on the M-sequence type and on the transfer direction (READ or WRITE).

DS13363 - Rev 6 page 24/62



		Received M-Sequence length		
	CKT:M-seq.type [7:6]	READ,	WRITE,	
		MC:R/W = '1'	MC:R/W = '0'	
Type 0	00	2 octet	3 octet	
Type 1	01	2 octet	2 octet + f(OD1)*	
Type 2	10	M2CNT	M2CNT+ f(OD2)	

f(OD1), f(OD2) and M2CNT are used to configure the L6364 for M-Sequence reception and are configured through register MSEQ as follows:

• f(OD1), f(OD2): defines the received number of on-demand octets, where support is only provided for data widths of 1, 2 and 8 octets and not 32. The values are determined from MSEQ:OD1[1:0] for type 1 sequences and MSEQ:OD2[1:0] for type 2 sequences according to Table 24.

Table 24. Permissible values of MSEQ:OD1 and MSEQ:OD2

MSEQ:OD1[1:0]	f(OD1) (On-demand data)	MSEQ:OD2[1:0]	f(OD2) (On-demand data)
00	Illegal <sup>(*)</sup>	00	1 octet
01	2 octet	01	2 octet
10	8 octet	10	8 octet

 M2CNT: defines the expected octet count on a read operation. Its value corresponds to the value of field MSEQ:M2CNT[3:0]

The total data buffer size is 15 octets. If an M-sequence of a length greater than this is required for reception or transmission, then the single octet access mode should be used (see Section 8.2).

 $^{(*)}$ A setting of MSEQ:OD1[1:0]=00 is used for backwards compatibility. In this case M2CNT + f(OD2) defines the length of received type 1 M-sequences.

DS13363 - Rev 6 page 25/62



### 9.2.1 Example setting

Table 25 shows examples to illustrate the correct register settings for M2CNT, OD1 and OD2 for different combinations of PREOPERATE and OPERATE M-sequences.

PREOPERATE:TYPE\_1\_2 1 2 bytes OD => OD1 = 01B Master read MC СКТ **Device reply** OD OD CKS Master write MC СКТ OD OD **Device reply** CKS OPERATE:TYPE\_2\_1
M2CNT=2 1 byte OD => OD2 = 00B Master read мс СКТ CKS **Device reply** OD PD СКТ OD MC Master write **Device reply** PD CKS PREOPERATE:TYPE\_0 2 1 byte OD fixed for TYPE\_0, OD1 = don't care Master read МС CKT Device reply OD CKS Master write MC СКТ OD Device reply 1 byte OD => OD2 = 00B OPERATE:TYPE\_2\_4 M2CNT=4 Master read СКТ PD PD MC Device reply OD CKS СКТ Master write MC PD PD OD CKS Device reply PREOPERATE:TYPE\_1\_V 3 8 byte OD, OD1 = 10B СКТ Master read МС OD OD OD OD OD OD OD CKS **Device reply** Master write СКТ OD OD OD OD OD CKS Device reply OPERATE:TYPE\_2\_V M2CNT=5 Master read MC CKT PD PD PD OD CKS Device reply OD PD мс СКТ PD PD PD OD OD Master write Device reply CKS PD

Table 25. Example M2CNT, OD1 and OD2 registers setting

DS13363 - Rev 6 page 26/62



#### 9.3 Checksum calculation and verification

The checksum for an out-going message is calculated by the L6364, by logically exclusively OR'ing all LINK:CNT octets of the message, with a starting value of 0x52.

For this calculation the written value of the Checksum register should be zero. The Checksum is then compacted from 8 to 6 bits using the algorithm of Table 26:

 Bit
 Calculation

 C[5]
 D[7] xor D[5] xor D[3] xor D[1]

 C[4]
 D[6] xor D[4] xor D[2] xor D[0]

 C[3]
 D[7] xor D[6]

 C[2]
 D[5] xor D[4]

 C[1]
 D[3] xor D[2]

 C[0]
 D[1] xor D[0]

Table 26. Checksum compaction

The L6364 then inserts this 6-bit checksum into the lower bits of the last octet sent ("Checksum/status octet").

MSB LSB

Event flag PD Invalid Checksum

Table 27. Checksum/status (CKS) octet

The L6364 calculates the expected checksum for an incoming message, by exclusively OR'ing the octets of the message, with a starting value of 0x52.

For this calculation the Checksum/M-sequence type (CKT) octet is used, but with all of the bits of the Checksum field set to zero.

The calculated and expected checksum are compared and STATUS:CHK is set accordingly.

### 9.4 Data signal receive

The baud rate for signal reception is set by the CFG:BD bit. Both 38.4.4k Baud and 230.4k Baud are supported. The CQ data level is monitored for signals, filtering out pulses with a duration of less than  $(1/16) * T_{BIT}$ , see Table 5. The decision threshold for the CQ data level is determined by the CFG:RF bit.

Where this is '0', the IO-Link standard absolute levels are used, and where the bit is '1' the threshold is referred to  $V_{VPLUS}$ /2. The first transition is the start reference of the frame. After this, data is sampled at the center of each bit time. Bits are read into the data buffer, removing the start and stop bits. The fill level is recorded in the LINK:CNT field.

Once the expected number of UART frames have been read, the checksum and parity bits for the message are checked, and the STATUS:CHK bit set appropriately. The STATUS:DAT status bit is set, and an interrupt is generated. Consecutive UART frames are expected from the master within a period of  $4xT_{BIT}$ . If this time is exceeded, then both STATUS:DAT and STATUS:CHK bits are set and an interrupt is generated.

The L6364 then enters the Transmit state and waits for the microcontroller to read the data and prepare a return message, signaling completion by writing a '1' to either the LINK:SND or LINK:END register bits.

#### 9.5 Data output

The baud rate for transmission is set by the CFG:BD bit. Both 38.4.4k Baud and 230.4k Baud are supported. The number of message octets for transmission are written into the LINK:CNT field and sent following writing bit LINK:SND. The START, STOP and PARITY bits are appended to create the UART frames, and the checksum calculated and stuffed in the message.

DS13363 - Rev 6 page 27/62



The data is sent by using push-pull operation of the output switches. Writing either the LINK:SND or LINK:END bit clears the STATUS:DAT and STATUS:CHK status flags. The data output is synchronized using the internal PLL clock.

As defined in the IO-Link specification v1.1, the device has a maximum of  $10xT_{BIT}$  periods to process the incoming message and prepare the response. A delay of up to  $T_{BIT}/16$  can be incurred in the L6364 due to synchronization with the internal PLL clock, leaving the microcontroller slightly less than  $10xT_{BIT}$  to respond.

### 9.6 Clock recovery

The L6364 has an internal RC clock with a nominal frequency of  $f_{CK}$ . The filtered data line is monitored for transitions while in the IOListen and SIOListen states.

When a first rising edge is seen, the internal PLL clock phase is aligned to the incoming data. The PLL clock corrects its operational frequency on the detection of further rising edges.

See Section 8.2.7 regarding detailed operation in single octet mode. The clock correction has a resolution of 0.4% (TYP) and a stability of 1%(MAX) over the duration of a message.

DS13363 - Rev 6 page 28/62



### 10 Short-circuit detection

In the case of short-circuit or a wake-up request from the Master, the CQ (or DIO) current exceeds the configured short-circuit threshold. If overload condition lasts longer than  $t_{SHORT}$  (delay to filter-out any spurious transients), the output transistors of the affected output are switched off.

In IO-Link mode, the event is signaled immediately to the microcontroller via the STATUS:SSC bit and an interrupt is generated.

With CQ in SIO mode or with DIO in independent mode the line is reactivated with the delay  $t_{RETRY}$  following the initial overcurrent event (see Figure 10). If overload is still present, then it is signaled to the microcontroller via STATUS:SSC bit and an interrupt is generated. The output stays switched-off for the time  $t_{RESTART}$  in order to allow reception of a valid IO-Link message or to protect the IC against overloading.


If the t<sub>RESTART</sub> time elapses without intervention by the microcontroller or without reception of a valid IO-Link message, then the L6364 attempts to drive the line again. In the event of a continued overload, this cycle repeats indefinitely. The described mechanism ensures detection of an IO-Link Master wake-up request while also providing full protection of the IC in case of overload.

The short-circuit current thresholds are set by CCTL:SCT[2:0] and DCTL:SCT[2:0]. Where JOIN mode is requested, the DCTL:SCT[2:0], DCTL:HS and DCTL:LS bits no longer have any effect on the output state or short-circuit detection.

CCTL:SCT, DCTL:SCT	Threshold DIO/SIO	Threshold JOIN mode	CCTL:SCT, DCTL:SCT	Threshold DIO/SIO	Threshold JOIN mode
decimal	(mA)	(mA)	decimal	(mA)	(mA)
4	110	220	0	190	380
5	130	260	1	210	420
6	150	300	2	230	460
7	170	340	3	250	500

Table 28. DC short-circuit threshold current, ISET, CQ and DIO





DS13363 - Rev 6 page 29/62



# 11 Maximum current output

The switches have an independent saturation current of  $I_{SAT}$ , and do not draw more current than this. If, however, the CQ and DIO pins are configured to create a single output (JOIN mode), then the saturation current in this case is =  $2 \times I_{SAT}$ .

The power supply must be able to supply this current for the duration  $t_{SHORT}$  to prevent a supply voltage drop on  $V_{PLUS}$ .

DS13363 - Rev 6 page 30/62



# 12 Undervoltage detection

If the voltage on the  $V_{PLUS}$  is below the  $V_{UV}$  threshold, then the status bit UV is set. An interrupt is generated if this status is different to the status reported in the last SPI exchange.

The undervoltage thresholds are set by CFG:UVT[2:0].

Table 29. Undervoltage threshold

CFG:UVT	Threshold	CFG:UVT	Threshold		
decimal	(V)	decimal	(V)		
0	15.0	4	10.5		
1	14.0	5	8.5		
2	13.0	6	7.5		
3	12.0	7	6.0		

DS13363 - Rev 6 page 31/62



# 13 Short term power loss

If the supply on the  $V_{PLUS}$  fails then reverse current from V3V3 to  $V_{PLUS}$  and from V5V to  $V_{PLUS}$  is blocked. A residual leakage current of  $I_{PLUSREV}$  may still flow in this time. Appropriate dimensioning of the capacitors  $C_{V3V3}$  and  $C_{V5V}$  can be used to maintain the power supply during this event.

DS13363 - Rev 6 page 32/62



## 14 Temperature measurement

The measured temperature in Celsius can be read from the L6364 from the TEMP:TEMP[6:0] register. The temperature is given as shown in Figure 11.




Figure 11. L6364 temperature measurement

DS13363 - Rev 6 page 33/62



## 15 Thermal shutdown

The STATUS:SOT status bit is a filtered version of the output of the temperature sensor. When the L6364 temperature exceeds the threshold this bit is set to '1', when the temperature is below the threshold the bit is set to '0'. The trip threshold is determined by the set-point in register THERM:TH[4:0] as shown in Figure 12.




Figure 12. L6364 thermal shutdown configuration

If the trip threshold is exceeded, the output switches are disabled, the event is signaled to the microcontroller via the status register (STATUS:SOT) and an interrupt is generated.

## 15.1 Automatic operation

If the THERM:AUT bit is '0' and a temperature in excess of the set point is reached, then the threshold is automatically moved to a release threshold  $\Theta_{HYST}$  below the set point. When the temperature falls below this release threshold, the L6364 returns to a normal operating state and returns the threshold to the original level.

DS13363 - Rev 6 page 34/62



# 16 LED outputs

Two current controlled outputs are provided to generate an LED current up to 8 mA. The nominal LED current is defined by the settings of the LED:LED1 and LED:LED2 fields.



Figure 13. L6364 LED currents

DS13363 - Rev 6 page 35/62

1670

2000



#### 17 DC-DC converter

## 17.1 Converter configuration

The L6364 includes a DC-DC buck converter, which operates at a frequency configured by register DCDC:FSET[2:0], shown in Table 30. Irregular frequency steps have been carefully chosen so to avoid simple fractional multiples, such that it is possible to choose a controller frequency which does not interfere with a given sensor frequency.

 DCDC:FSET
 Frequency

 [kHz]
 DCDC:FSET
 Frequency

 [kHz]
 [kHz]

 4
 500
 0
 1000

 5
 625
 1
 1250

2

3

Table 30. DC-DC converter nominal operating frequency, F<sub>SET</sub>

The output voltage on pin  $V_{DCDC}$  is configured by DCDC:VSET[2:0], shown in Table 31. Note that where operation of the 5.0 V linear regulator is required, the  $V_{DCDC}$  output voltage must be configured to be at least  $V_{DCDC\_5V\_MIN}$ .

710

830

DCDC:VSET	Target output	DCDC:VSET	Target output	
DODG. V3E1	[V]	DODG.VGL1	[V]	
0	5.0	4	7.8	
1	5.6	5 <sup>(1)</sup>	8.6	
2	6.1	6	9.6	
3	6.8	7	10.5	

Table 31. DC-DC output voltage, V<sub>SET</sub>

6

7

Changes to the output voltage via VSET are executed in steps, with a delay of  $t_{VSET}$  for each step between VSET<sub>MIN</sub> and VSET<sub>MAX</sub>. This minimizes any over- or undershoot on V<sub>DCDC</sub> as the output voltage approaches the target value. This implies that a maximum delay of  $\Delta t_{VSET}$  can occur between this range. If the DC-DC converter is not required, the pin D<sub>OUT</sub> is externally shorted to pin V<sub>DCDC</sub>.

#### 17.2 Converter architecture

The buck converter consists of two internal MOS switches (PMOS and NMOS), an external capacitor,  $C_{DCDC}$ , and an inductor  $L_{DCDC}$ . The switches operate in anti-phase and, assuming no resistive losses, the output voltage on  $V_{DCDC}$  pin is equal to the duty ratio of the high-side switch multiplied by the input voltage ( $V_{VPLUS}$ -  $V_{DIODE}$ ).

DS13363 - Rev 6 page 36/62

<sup>1.</sup> Default value following reset.






Figure 14. Block diagram of DC-DC converter

This block also includes a sense resistor (R<sub>SHUNT</sub>) to measure the inductor current, a series diode to prevent conduction during reverse polarization, and protection diodes to conduct residual inductor currents whenever switching ceases.

The high-side switch is activated at the start of each cycle, and remains ON for a length of time determined by the PID controller. This block monitors the voltages at  $V_{DCDC}$  and  $V_{PLUS}$  pins.

### 17.3 Converter operation

### 17.3.1 Startup

The converter operates only when the following operating conditions are met:

- V<sub>V3V3</sub> > V<sub>POR</sub> (by means, bandgap is stable)
- V<sub>VPLUS</sub> > V<sub>DCMIN</sub> (by means, oscillator toggling)
- V<sub>VPLUS</sub> > V<sub>PLUSDCMIN</sub>

Operation outside these conditions is prevented to protect the IC and the surrounding circuit.

Initially the converter is in a STARTUP state. In this state an internal current source attempts to source a current  $I_{STARTUP}$  from pin  $D_{OUT}$  to pin  $L_{OUT}$ .

Where  $L_{OUT}$  is connected to  $V_{DCDC}$  by an inductor, voltage at  $V_{DCDC}$  pin is pulled up by this current:  $V_{DCDC}$  voltage rises until it reaches voltage  $V_{STARTUP}$ , where the source current is then regulated to maintain  $V_{DCDC}$  voltage at  $V_{STARTUP}$ . The converter remains in the STARTUP state until the operating conditions are met.

Bias is provided either by a HV bias circuit where the IC is in reset  $V_{V3V3} < V_{POR}$ , or by an LV bias circuit once V3V3 is available. During the overlap period, the bias currents are doubled.

### 17.3.2 Entry to operation

Once the operating conditions are met, or when the DCDC:DIS bit is reset, then the converter passes through an ARM state for 1 ms before starting operation. The switch controls are powered in this state, but set to OFF.

### 17.3.3 Leaving operation

If the operating conditions are no longer met, then the converter passes back through the ARM state to the STARTUP state. If, however, the DCDC:DIS bit is set, then the converter passes back through the ARM state to the SLEEP state. On leaving operation, any residual energy in the coil is conducted to  $V_{DCDC}$  via the protection diode between  $L_{OUT}$  and PGND.

DS13363 - Rev 6 page 37/62



#### 17.3.4 SLEEP state

The SLEEP state is reached after 1ms by setting the DCDC:DIS bit via the microcontroller. In the SLEEP state no current is drawn by the DC-DC converter on  $V_{PLUS}$  or V3V3, and the switch control blocks are depowered. The SLEEP state is left by resetting the DCDC:DIS bit, or during a L6364 reset, that is when  $V_{V3V3} < V_{POR}$ .

#### 17.3.5 BYPASS state

The BYPASS state is equivalent to the STARTUP state, and is reached after 1 ms by setting the DCDC:BYP bit via the microcontroller.

In this mode, the  $I_{STARTUP}$  current source is permanently enabled and the voltage on  $V_{DCDC}$  is held at  $V_{STARTUP}$ . Power to the devices on the V3V3 or V5V pins is now provided via the inductor and linear regulators. Leaving the BYPASS state is achieved by clearing the DCDC:BYP bit, whereby normal operation of the DC-DC converter resumes after 40  $\mu$ s.

This operation mode can be used if a device is operated at times in a low current consumption state, or suppression of converter switching noise is required for a temporary period.

### 17.4 Converter external component consideration

### 17.4.1 Minimum supply voltage

In order to ensure stable operation of the DC-DC converter over the specified operating range, load current (IOUT) and converter configuration, a minimum supply voltage must be applied on pin VPLUS. The following design rule is also based on the minimum off-time per cycle of the DC-DC converter, which leads to a maximum duty cycle (DMAX).

$$V_{VPLUS} \ge \frac{V_{SET}}{D_{MAX}} + V_{DIODE} + I_{OUT} \left[ \frac{R_{COIL}}{D_{MAX}} + R_{HIGH} + \left( 1/D_{MAX} - 1 \right) \left( R_{SHUNT} + R_{LOW} \right) \right]$$

Figure 15. Minimum supply voltage




Figure 16 provides a guideline for determining this voltage, based on the setting of DCDC:VSET, DCDC:FSET and IOUT.

The plots refers to the following formula and value assumptions:

$$D_{MAX} = 1 - (0.150 \times f_{SET}),$$

where f<sub>SET</sub> [MHz];

Note:

for example, at  $f_{SET}$  = 1 MHz  $\Rightarrow$  D<sub>MAX</sub> = 0.85. V<sub>DIODE</sub>=1 V, R<sub>COIL</sub>= 2  $\Omega$ , R<sub>HIGH</sub>= R<sub>LOW</sub>= 20  $\Omega$ , R<sub>SHUNT</sub>= 1.5  $\Omega$ .

At very low supply voltages, where the duty cycle approaches  $D_{MAX}$ , an increased ripple on the  $V_{DCDC}$  supply may occur.

DS13363 - Rev 6 page 38/62






Figure 16. V<sub>PLUS(min)</sub> vs I<sub>LOAD</sub>, V<sub>SET</sub> and f<sub>SET</sub>

### 17.4.2 Coil current limitation protection

Where the coil current exceeds  $I_{LIMIT}$  at the start of a cycle, that cycle is aborted. The current is checked again every 200 ns and a normal cycle is started once the coil current is below  $I_{LIMIT}$ .

This results in a constant current output behavior with a variable frequency switching (see Figure 17). The operating current and external components should be chosen to avoid this behavior under normal conditions.

DS13363 - Rev 6 page 39/62




Figure 17. Overcurrent operation

For coil protection purposes, the maximum duty is further limited by the L6364 in relation to the supply voltage so that the maximum coil current rise in one cycle is limited to:

$$D_{MAX} \le 19.2 / V_{VPLUS} \Rightarrow \Delta I \le 19.2 / (f_{SET} \times L_{COIL})$$

for  $f_{SET}$  = 1 MHz,  $L_{COIL}$ = 220  $\mu H \Rightarrow \Delta I \leq 87$  mA.

### 17.4.3 Capacitive blocking of D<sub>OUT</sub>

 $C_{DOUT}$  provides capacitive isolation of the  $V_{PLUS}$  supply from the DC-DC regulator. A minimum value, see Table 5, is required to correctly supply the transient currents when the DC-DC converter switches pin  $L_{OUT}$ , and at low output currents where there is a negative current in the coil in part of the cycle. The value may, however, be increased to provide additional isolation from input voltage ripple on  $V_{PLUS}$ .

DS13363 - Rev 6 page 40/62



### 18 Linear regulators

In addition to the DC-DC regulator, the L6364 includes two 50 mA linear regulators supplied from the  $V_{DCDC}$  pin, which have internally set output levels at 3.3 V (V3V3 pin) and 5.0 V (V5V pin). The 3.3 V linear regulator acts as the master, and the 5.0 V linear regulator as the slave.

The start-up time of the 5.0 V linear regulator is thus dependent on the 3.3 V level, and on the size of the 3.3 V line capacitance,  $C_{V3V3}$ . The regulators' dynamic start-up behaviour under different conditions of load capacitance can be seen in Figure 18.

A typical load of 10 mA, a supply voltage of 24 V with a rise time of 2.4 V/µs on pin V<sub>PLUS</sub> were used.

The core of the L6364 device is supplied by the V3V3 rail, and thus an external blocking capacitor  $C_{V3V3}$  for stable operation is required and is mandatory. A maximum static load, equivalent to a resistor  $R_{START\_MIN}$ , may be drawn externally on V3V3 during startup. A static load is the current which would be drawn continuously by the application circuit if the output voltage,  $V_{SNS}$ , were held at a fixed level. A load in excess of this level may block the startup.

A higher dynamic load (eg. capacitor charging) is permitted. Dynamic loads affect (slow) the start, but do not block startup.

In normal operation the consumption of the L6364 itself is limited to the quiescent current, I<sub>QUIES</sub>. During startup, the static load contributed by the L6364 on the supply is limited to I<sub>QUIES\_START</sub>. The actual load is increased by the current drawn to charge the application capacitors and any external loads.

3.3V Linear Regulator Startup, Load = 10mA, Temp = 27°C

5.0V Linear Regulator Startup, Load = 10mA, Temp = 27°C

5.0V Linear Regulator Startup, Load = 10mA, Temp = 27°C

5.0V Linear Regulator Startup, Load = 10mA, Temp = 27°C

5.0V Linear Regulator Startup, Load = 10mA, Temp = 27°C

5.0V Linear Regulator Startup, Load = 10mA, Temp = 27°C

5.0V Linear Regulator Startup, Load = 10mA, Temp = 27°C

5.0V Linear Regulator Startup, Load = 10mA, Temp = 27°C

5.0V Linear Regulator Startup, Load = 10mA, Temp = 27°C

5.0V Linear Regulator Startup, Load = 10mA, Temp = 27°C

5.0V Linear Regulator Startup, Load = 10mA, Temp = 27°C

5.0V Linear Regulator Startup, Load = 10mA, Temp = 27°C

5.0V Linear Regulator Startup, Load = 10mA, Temp = 27°C

5.0V Linear Regulator Startup, Load = 10mA, Temp = 27°C

5.0V Linear Regulator Startup, Load = 10mA, Temp = 27°C

5.0V Linear Regulator Startup, Load = 10mA, Temp = 27°C

5.0V Linear Regulator Startup, Load = 10mA, Temp = 27°C

5.0V Linear Regulator Startup, Load = 10mA, Temp = 27°C

5.0V Linear Regulator Startup, Load = 10mA, Temp = 27°C

5.0V Linear Regulator Startup, Load = 10mA, Temp = 27°C

5.0V Linear Regulator Startup, Load = 10mA, Temp = 27°C

5.0V Linear Regulator Startup, Load = 10mA, Temp = 27°C

5.0V Linear Regulator Startup, Load = 10mA, Temp = 27°C

5.0V Linear Regulator Startup, Load = 10mA, Temp = 27°C

5.0V Linear Regulator Startup, Load = 10mA, Temp = 27°C

5.0V Linear Regulator Startup, Load = 10mA, Temp = 27°C

5.0V Linear Regulator Startup, Load = 10mA, Temp = 27°C

5.0V Linear Regulator Startup, Load = 10mA, Temp = 27°C

5.0V Linear Regulator Startup, Load = 10mA, Temp = 27°C

5.0V Linear Regulator Startup, Load = 10mA, Temp = 27°C

5.0V Linear Regulator Startup, Load = 10mA, Temp = 27°C

5.0V Linear Regulator Startup, Load = 10mA, Temp = 27°C

5.0V Linear Regulator Startup, Load = 10mA, Temp = 27°C

5.0V Linear Regulator Startup, Load = 10mA, Temp = 27°C

5.0V Linear Regulator Startup, Load = 10mA, Temp = 27°C

5.0V Linear Regulator Startup, Load = 10mA, Temp =

Figure 18. L6364 linear regulators' startup under different conditions of load capacitance

The 5.0 V regulator output is not used internally and is provided for external use. When in use, an external blocking capacitor  $C_{V5V}$  must be provided for stable operation, and the input supply range must be sufficient  $(V_{VPLUS} > V_{SUP})$  in pure mode or  $V_{DCDC} > V_{DCDC} >$ 

When the 5.0 V linear regulator is not in use, either permanently or periodically, then this block may be placed in a power-down state by setting bit CFG:PD5V.

When this bit is set to '1', the 5.0 V regulator is placed in power-down and the output pin, V5V, is pulled low with a discharge current of  $I_{PD5V}$ .

This ensures capacitances on the line are discharged cleanly, and that the output is tied to a known state.


DS13363 - Rev 6 page 41/62



## 19 Power dissipation

Figure 19 shows an example how to estimate the device junction temperatures based on the dissipation of the regulator and switches. Since the thermal performance in the final application is dependant on a number of factors (e.g. PCB design, power dissipation of neighbouring components, ambient temperature, air flow. bumppitch etc), the thermal package properties provided in the figure below should only serve as a guideline.

Figure 19. Example of thermal power dissipation estimation



The maximum average power consumption per channel (CQ or DIO) in short-circuit is:

 $I_{SAT(MAX)} \times V_{VPLUS(MAX)} \times t_{SHORT} \times N_{RETRY} / t_{RESTART} = 13.4 \text{ mW}$ 

In case of inductive load, the power dissipation (assuming no internal losses in the inductor itself) is :

$$P = \frac{1}{2} f_{SW} \times L \times I^2$$

where  $f_{SW}$  is the switching frequency, L the load inductance and I the operating current. The design of the application hardware (heat-sink capability) should take account of this heating.

DS13363 - Rev 6 page 42/62



### 20 Surge pulse and reverse polarity protections

The PGND, CQ, DIO and  $V_{PLUS}$  pins are fully protected by a surge protection, to withstand an asymmetric surge between any pair of these pins according to IEC 60255-5, i.e. > 2  $A_{PK}$  (up to 3  $A_{PK}$ ) for a half-time of 50  $\mu$ s.

Note that the surge stimulus is applied between the pins, rather than in common mode. This subjects the device under test to the current ratings shown in Figure 20.




Figure 20. Surge waveform

The surge protection provides a Zener like action with a protection threshold of  $V_{VSURGE(CLAMP)}$ , deliberately chosen to be in excess of the normal operating voltages of the L6364.

Once the surge disturbance is complete, the line voltages recover to normal levels and the Zener protection automatically ceases to conduct.

This protection style is preferred over an active snap-back protection which may continue to conduct when the operating voltages return to their nominal conditions.

Further external surge protections are compatible with the internal protections where compliance to standards exceeding the demands of IEC 60255-5 are required.

Reverse polarization protection is included in the L6364. When V3V3 is not supplied ( $V_{VPLUS} \le V_{PGND}$ ) minimal currents,  $I_{PLUSREV}$ , flow between any pair of the pins, up to a maximum voltage difference between any pair of pins of 35 V.

Note:

if the L6364 is rapidly switched from a correctly polarized condition to a reverse polarized condition, such that the  $C_{V3V3}$  capacitor remains charged, then the Zener function of the CQ output causes a destructive current to flow.

Sufficient time should be allowed (ms) during testing of the reverse polarization function to allow  $C_{V3V3}$  to discharge.

DS13363 - Rev 6 page 43/62



# 21 Register map

Table 32. Register map

Register name	Register address	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
		OD1[1]	OD1[0]	M2CNT[3]	M2CNT[2]	M2CNT[1]	M2CNT[0]	OD2[1]	OD2[0]
		00: Backwards compatibility	y					00: 1 octet on-o data	lemand
MSEQ	0x00	01: 2 octets on- data	demand		expected octet count on read				demand
		10: 8 octets on- data	demand	е					demand
		11: reserved						11: reserved	
		typ	e 1					type 2	
	0x01	R/W	R/W	R/W	R/W	R/W	R/W	R	R
		UVT[2]	UVT[1]	UVT[0]	BD	RF	PD5V	0	0
CFG		Set IIVI O	oignolization	throphold	0: Baud rate = 38.4 kbaud	0: absolute CQ/DIO compar. ref. level	0: 5V regulator active	ulator	
			signalization see Table 29		1: Baud rate = 230.4 kbaud	1: CQ/DIO compar. ref. level at V <sub>VPLUS</sub> /1. 8	1: 5V regulator inactive	N/A	N/A
		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
		TRNS	SCT[2]	SCT[1]	SCT[0]	SGL	SIO	HS	LS
CCTL	0x02	1: set transpar. mode	see Table 28			1: Single octet UART mode	1: SIO mode requested	1: enables CQ HS switch	1: enables CQ LS switch
		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
		EXT	SCT[2]	SCT[1]	SCT[0]	IEN	DIO	HS	LS
DCTL	0x03	1: enable use of CTLD pin	Set overcu	ırrent signaliz see Table 28		1: Level change interrupt enable	1: DIO mode requested	1: enables DIO HS switch	1: enables DIO LS switch
		R	R	R/W	R/W	R/W	R/W	W	W
LINK	0x04	0	0	CNT [3]	CNT [2]	CNT [1]	CNT [0]	END	SND

DS13363 - Rev 6 page 44/62



LINK	Register name	Register address	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	
AUT	LINK	0x04	N/A	N/A		Data buffer	fill count <sup>(1)</sup> .		sending	IO- Link respo nse immediatel	
Description   Companies   Control on   Control on   Control of   Con			R/W	R	R	R/W	R/W	R/W	R/W	R/W	
THERM			AUT	0	0	TH [4]	TH [3]	TH [2]	TH [1]	TH [0]	
1	THERM	0x05	automatic thermal	N/A	N/A	Set					
TEMP   0x06   0   TEMP   6   TEMP   5   TEMP   4   TEMP   3   TEMP   2   TEMP   1   TEMP   0     N/A			automatic thermal	TW/X	TW/X	Set thermal shutdown threshold see Figure 12					
N/A   R/W			R	R	R	R	R	R	R	R	
R/W	TEMP	0x06	0	TEMP [6]	TEMP [5]	TEMP [4]	TEMP [3]	TEMP [2]	TEMP [1]	TEMP [0]	
LED1 [3]   LED1 [2]   LED1 [1]   LED2 [3]   LED2 [2]   LED2 [1]   LED2 [0]			N/A			IC internal to	emperature s	ee Figure 11			
N/A		0x07	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
DCDC	LED		LED1 [3]	LED1 [2]	LED1 [1]	LED1 [0]	LED2 [3]	LED2 [2]	LED2 [1]	LED2 [0]	
DIS			See Figure 13								
DCDC			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
1: Disable DC-DC   DC-DC   Converter   Set DC-DC   Switching frequency, see   Table 31			DIS	BYP	FSET [2]	FSET [1]	FSET [0]	VSET [2]	VSET [1]	VSET [0]	
DSTAT	DCDC	0x08	DC-DC	DC-DC Set DC-DC switching freque							
N/A			R	R	R	R	R	R	R	R	
STATUS    N/A   N/			1	0	0	0	0	LVL	SSC	0	
STATUS  OXOA  RST INT UV DINT CHK DAT SSC SOT  O: following reset even t interrupt active prior to SPI read bit  RST INT UV DINT CHK DAT SSC SOT  1: UVLO triggered triggered triggered triggered triggered triggered  T: DIO triggered trig	DSTAT	0x09	N/A	N/A	N/A	N/A	N/A		circuit	N/A	
STATUS  0x0A  0: following reset even t 1: when interrupt active prior to SPI read  1: UVLO triggered  1: DIO interrupt triggered  1: DIO interrupt triggered  1: INK2(2)  0x0E  R R R R/W R/W R/W R/W R/W R/W W W  W  W			R/W	R	R	R	R	R	R	R	
STATUS  OxOA  following reset even t interrupt active prior to SPI read bit  R R R/W R/W R/W R/W W  I: UVLO triggered triggered  1: Over-temperature or parity error triggered  T: Short circuit triggered triggered  T: Over-temperature triggered  T: Over-temperature triggered  T: NK2(2)  OxOF			RST	INT	UV	DINT	CHK	DAT	SSC	SOT	
1: set by writing this bit    1: set by writing this bit	STATUS	0x0A	following reset even t	interrupt active		interrupt	checksum or parity	machine	circuit	temperatur	
LINK2 <sup>(2)</sup> 0x0F			writing this		00 11	rriggered			triggered	e triggered	
UNK2 <sup>(2)</sup> 0x0F 0 0 CNT [3] CNT [2] CNT [1] CNT [0] END SND			R	R	R/W	R/W	R/W	R/W	W	W	
	LINK2 <sup>(2)</sup>	0x0F	0	0	CNT [3]	CNT [2]	CNT [1]	CNT [0]	END	SND	

DS13363 - Rev 6 page 45/62



Register name	Register address	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
LINK2 <sup>(2)</sup>	0x0F	N/A	N/A		Data buffer	fill count <sup>(3)</sup> .		Writing '1' declines sending response	Writing '1' sends IO- Link response after FR0 is written
		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
FR0 to	0x10 to	DATA [7]	DATA [6]	DATA [5]	DATA [4]	DATA [3]	DATA [2]	DATA [1]	DATA [0]
FR14	0x1E	The data buffer registers are only accessible when frame data is available (DAT bit set). The initial value of all register bits following reset is '0', except bits DCDC:VSET[2:0], where the default value is 5.							

- 1. Valid CNT data may only be read when data is available (DAT bit set). If this is true, then reading the field returns the number received octets. Writing the CNT field sets the number of octets to transmit. Note that a read back will continue to read the number of octets in the received frame, and not the value written over SPI.
- 2. LINK register repeated prior to frame buffer with deferred send function
- 3. Valid CNT data may only be read when data is available (DAT bit set). If this is true, then reading the field returns the number received octets. Writing the CNT field sets the number of octets to transmit. Note that a read back will continue to read the number of octets in the received frame, and not the value written over SPI.

DS13363 - Rev 6 page 46/62



# 22 Detailed block diagram

Figure 21 shows the details of the internal blocks of the L6364, and indicates which blocks the register fields act on, or are generated by.





Figure 21. Detailed block diagram, showing register field connections

DS13363 - Rev 6 page 47/62




# 23 Typical applications

Figure 22. Application example: DC-DC disabled, CQ and DIO coupled (Join Mode),  $V_{SENSOR} = 5 \text{ V}$ ,  $V_{MCU} = VDIG = 3.3 \text{ V}$ 



- 1) AFE (sensor)
- 2) IO-Link master is used for IO-Link mode and device configuration
- 3) XL (high or low-side) in Single Input Output mode

Figure 23. Application example: DC-DC enabled, CQ and DIO coupled (Join Mode), V<sub>SENSOR</sub> = V<sub>MCU</sub> = VDIG = 5.0 V




- 1) AFE (sensor)
- 2) IO-Link master is used for IO-Link mode and device configuration
- 3) XL (high or low-side) in Single Input Output mode

DS13363 - Rev 6 page 48/62




Figure 24. Application example: DC-DC disabled, CQ as line driver, DIO as load driver,  $V_{SENSOR} = 5.0 \text{ V}$ ,  $V_{MCU} = VDIG = 3.3 \text{ V}$ 



- 1) AFE (sensor)
- 2) IO-Link master is used for IO-Link mode and device configuration
- 3) XL (high or low-side) in Single Input Output mode
- 4) Industrial Load (e.g. Valve)

Figure 25. Application example: DC-DC enabled, CQ and DIO as independent line drivers,  $V_{SENSOR} > 5.0 \text{ V}$ ,  $V_{MCU} = VDIG = 5.0 \text{ V}$ 



- 1) AFE (sensor)
- 2) IO-Link master is used for IO-Link mode and device configuration
- 3) XL (high or low-side) in Single Input Output mode
- 4) Industrial Load (e.g. Valve)

DS13363 - Rev 6 page 49/62



# QFN20L package and packing mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect. The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark.

ECOPACK specifications are available at: www.st.com




Figure 26. QFN20L mechanical drawings

Table 33. QFN20L dimensions [mm]

Symbol	Min.	Тур.	Max.
Α	0.80	0.90	1.00
A1		0.02	
A2		0.65	1.00
A3		0.25	
b	0.18	0.23	0.30
D	3.85	4.00	4.15
D2	2.60	2.70	2.80
Е	3.85	4.00	4.15
E2	2.60	2.70	2.80
е	0.45	0.50	0.55
L	0.30	0.40	0.50
ddd			0.08

DS13363 - Rev 6 page 50/62







Figure 27. QFN20L suggested footprint

Figure 28. QFN20L, packing information (drawing and dimension [mm])



Note:

1: 10 SPROCKET HOLE PITCH CUMULATIVE TOLERANCE ±0.2

 $2:\mbox{POCKET POSITION RELATIVE TO SPROCKET HOLE MEASURED AS TRUE POSITION OF POCKET, NOTPOCKET HOLE.}$ 

DS13363 - Rev 6 page 51/62



Table 34. QFN20L, packing information (additional dimension info [mm])

Symbol	Min.	Тур.	Max.
Ao	4.25	4.35	4.45
Во	4.25	4.35	4.45
Ко	1.0	1.1	1.2
Т	0.25	0.3	0.35

DS13363 - Rev 6 page 52/62



# 25 CSP19 package and packaging mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect. The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark.

ECOPACK specifications are available at: www.st.com

Figure 29. CSP19 mechanical drawings

Table 35. CSP19 dimensions [mm]

Symbol	Min.	Тур.	Max.		
Α	0.414	0.444	0.474		
A1	0.179	0.194	0.209		
A2	0.225	0.250	0.275		
b	0.239	0.269	0.299		
D	2.507	2.537	2.567		
E	2.507	2.537	2.567		
D1		1.8 BSC			
E1		1.5 BSC			
eD		0.45 BSC			
eE		0.50 BSC			
SD		0.006 BSC			
SE		0.172 BSC			
fD1		0.374 BSC			
fD2		0.363 BSC			
fE1		0.441 BSC			
fE2		0.596 BSC			
ccc		0.05 BSC			


DS13363 - Rev 6 page 53/62



1.8 0.45 0.2315 0.172 0.17

Figure 30. CSP19 suggested footprint

Figure 31. CSP19, packing Information (drawing and dimension [mm])



DS13363 - Rev 6 page 54/62



# 26 Ordering information

### **Table 36. Product summary**

Order code	Package	Packing
L6364Q	QFN 20L	Tape & Reel
L6364W	CSP 19	Tape & Reel

DS13363 - Rev 6 page 55/62



# **Revision history**

Table 37. Document revision history

Date	Version	Changes
11-Aug-2020	1	Initial release.
21-Oct-2020	2	Replaced Figure 1, Figure 2, Figure 21, Figure 22 and Figure 23 added Figure 24 and Figure 25.
		Added CSP information: front page, package pin-out and pin description Section 3, thermal data Section 4.2, mechanical drawings Section 24and packing information Section 24.
		Added the maximum value for C <sub>DOUT</sub> Section 4.3.
30-Jul-2021	3	Wake-up detection: changed N <sub>RETRY</sub> to N <sub>SHORT</sub> symbol in Table 6 Section 4.4; added Figure 3 and rephrased chapter 9 Section 10.
		Surge protection: reworked information in Table 9 Section 4.4with V <sub>SURGE(LEAKAGE)</sub> and V <sub>SURGE(THRESHOLD)</sub> parameters. Reworked register map style of Table 32 Section 21.
25-Oct-2021	4	In front page, added packing information in Product summary table. Extended product description and moved from front page to chapter 1. Deleted VDCDC_3V3_MIN from Section 4.3: Recommended operating conditioning.  Added note about VDIG voltage rail compatibility in table Section 3: Package and pin-out and in Section 6: SPI communication.  Added R <sub>TH(JA)</sub> in JEDEC conditions in Section 4.2: Thermal characteristics. Rephrased description of Join and DIO modes in chapter 6 Section 7: DIO pin.  Rephrased chapters Section 8.1.8: Interrupt handler structure and Section 8.2.2: Receive mode Fixed input voltage value in Section 17.2: Converter architecture. Updated chapter Section 19: Power dissipation and Figure 19. Example of thermal power dissipation estimation.  Updated packing information of QFN20L (Figure 28. QFN20L, packing information (drawing and dimension [mm])) and CSP19 (Section 25).
12-Mar-2024	5	In Section 4.2: corrected $R_{th(JA)}$ (JESD51-7) values (QFN20L and CSP19) and added maximum power dissipation (as footnotes), eliminated $R_{th(JA)}$ on evaluation boards, added $R_{th(JC)}$ ; corrected typo in Figure 26; some minor changes.
29-Oct-2024	6	Section 17.4.1: corrected typo in D <sub>MAX</sub> formula, added Figure 16; some minor changes.

DS13363 - Rev 6 page 56/62



# **Contents**

1	Desc	cription		2					
2	Bloc	k diagra	diagramage and pin-out						
3	Package and pin-out								
4	Tech	nical da	ata	6					
	4.1	Absolu	ite maximum ratings	6					
	4.2		al characteristics						
	4.3		nmended operating conditioning						
	4.4		cal characteristics						
5	Star	tup		11					
6			nication						
	6.1		e byte exchange						
7		-							
•	7.1	•	ode output control						
	7.2		ode control						
8			RT peripheral						
U	8.1		octet UART mode						
	0.1	8.1.1	SIO mode						
		8.1.2	IO-Link mode						
		8.1.3	Transmit mode						
		8.1.4	IO-Link UART peripheral (multi-octet mode) state machine						
		8.1.5	Interrupt handling						
		8.1.6	Data interrupt handling						
		8.1.7	Short-circuit, overtemperature and undervoltage interrupt handling						
		8.1.8	Interrupt handler structure	18					
		8.1.9	Changing to and from SIO mode	18					
		8.1.10	SPI register writes outside interrupt service routines	19					
	8.2	Single	octet UART mode	19					
		8.2.1	Buffering	19					
		8.2.2	Receive mode	19					
		8.2.3	Transmit mode	20					
		8.2.4	Timing errors in transmit	20					
		8.2.5	Error condition in transmit						
		8.2.6	Single octet UART mode state machine	21					
		8.2.7	Synchronization in single octet UART mode						
	8.3	Transp	parent UART mode	21					



		8.3.1	Pin functions in transparent mode	21
	8.4	Transp	arent mode output path	22
		8.4.1	Transparent mode input path	23
		8.4.2	Leaving transparent mode	23
9	IO-Li	nk phys	sical layer	24
	9.1	UART 1	frame	24
	9.2	M-sequ	uence interpretation	24
		9.2.1	Example setting	26
	9.3	Checks	sum calculation and verification	27
	9.4	Data si	gnal receive	27
	9.5	Data o	utput	27
	9.6	Clock r	ecovery	28
10	Shor	t-circui	t detection	29
11	Maxi	mum cı	urrent output	30
12	Unde	8.4       Transparent mode output path       22         8.4.1       Transparent mode input path       23         8.4.2       Leaving transparent mode.       23         IO-Link physical layer.       24         9.1       UART frame.       24         9.2       M-sequence interpretation       24         9.2.1       Example setting       26         9.3       Checksum calculation and verification       27         9.4       Data signal receive       27         9.5       Data output       27         9.6       Clock recovery.       28         Short-circuit detection       29         Maximum current output.       30         Undervoltage detection       31         Short term power loss       32         Temperature measurement       33         Thermal shutdown       34         15.1       Automatic operation       34         15.1       Automatic operation       36         17.2       Converter configuration       36         17.2       Converter operation       37         17.3.1       Startup       37         17.3.2       Entry to operation       37         17.3.3<		
13	Shor	t term p	oower loss	32
14		Transparent mode output path         22           8.4.1 Transparent mode input path         23           8.4.2 Leaving transparent mode         23           nk physical layer         24           UART frame         24           M-sequence interpretation         24           9.2.1 Example setting         26           Checksum calculation and verification         27           Data signal receive         27           Data output         27           Clock recovery         28           4-circuit detection         29           mum current output         30           erroltage detection         31           at term power loss         32           perature measurement         33           mal shutdown         34           Automatic operation         34           outputs         35           of converter         36           Converter operation         36           Converter operation         37           17.3.1 Startup         37           17.3.2 Entry to operation         37           17.3.3 Eaving operation         38           17.4.1 Minimum supply voltage         38           17.4.2 Coil current lim		
15	Short-circuit detection       29         Maximum current output       30         Undervoltage detection       31         Short term power loss       32         Temperature measurement       33         Thermal shutdown       34         15.1 Automatic operation       34         LED outputs       35         DC-DC converter       36         17.1 Converter configuration       36			
. •				
16				
17		_		
.,				
			•	
	17.3			
		17.3.5		
	17.4	Conver	rter external component consideration	38
		17.4.2	Coil current limitation protection	39
		17.4.3	Capacitive blocking of D <sub>OUT</sub>	40
18	Linea	ar regul	ators	41
19	Powe	er dissi	pation	42
20			and reverse polarity protections	
_	3	10 000	The state of the s	



21	Register map	44
22	Detailed block diagram	47
	Typical applications	
	QFN20L package and packing mechanical data	
25	CSP19 package and packaging mechanical data	53
	Ordering information	
	vision history	
List	t of tables	60
List	t of figures	61

page 60/62



# **List of tables**

Table 1.	Pin description	. 5
Table 2.	Absolute maximum ratings	. 6
Table 3.	Thermal data	
Table 4.	Recommended operating conditions	. 7
Table 5.	Receiver CQ/DIO	. 7
Table 6.	Short-circuit and wake-up detection	. 8
Table 7.	POR (Power On Reset)	
Table 8.	Output switches individual channels CQ/DIO	. 8
Table 9.	Line surge protection, parameters with respect to any pair PGND, CQ, DIO, V <sub>PLUS</sub>	. 9
Table 10.	Thermal shutdown	. 9
Table 11.	Digital pins	. 9
Table 12.	LED driver	. 9
Table 13.	Linear regulators	. 9
Table 14.	DC-DC supply	10
Table 15.	L6364 reset conditions	11
Table 16.	DIO control via SPI-DCTL:EXT='0'	14
Table 17.	Direct DIO control via pin CTLD – DCTL:EXT='1'	14
Table 18.	Pin dual use in transparent mode	22
Table 19.	Transparent mode operation	22
Table 20.	UART frame definition	24
Table 21.	M-sequence control (MC) octet	
Table 22.	Checksum/M-sequence type (CKT) octet	24
Table 23.	Receive M-sequence lengths	25
Table 24.	Permissible values of MSEQ:OD1 and MSEQ:OD2	25
Table 25.	Example M2CNT, OD1 and OD2 registers setting	26
Table 26.	Checksum compaction	27
Table 27.	Checksum/status (CKS) octet	27
Table 28.	DC short-circuit threshold current, ISET, CQ and DIO	29
Table 29.	Undervoltage threshold	
Table 30.	DC-DC converter nominal operating frequency, F <sub>SET</sub>	36
Table 31.	DC-DC output voltage, V <sub>SET</sub>	36
Table 32.	Register map	44
Table 33.	QFN20L dimensions [mm]	50
Table 34.	QFN20L, packing information (additional dimension info [mm])	52
Table 35.	CSP19 dimensions [mm]	53
Table 36.	Product summary	55
Table 37	Document revision history	56



# **List of figures**

Figure 1.	Block diagram	త
Figure 2.	Package and pin-out - QFN	
Figure 3.	Package and pin-out - CSP	4
Figure 4.	Example of wake-up sequence timing ( $V_{CQ}$ = green plot; $I_{CQ}$ = red plot; $V_{INT}$ = Yellow)	8
Figure 5.	Register programming	. 12
Figure 6.	Single byte and sequential byte accesses	. 13
Figure 7.	IO-Link UART peripheral state machine	. 17
Figure 8.	Single octet UART mode state diagram	. 21
Figure 9.	Illustration of operation in transparent mode	. 22
Figure 10.	Wake-up time diagram	. 29
Figure 11.	L6364 temperature measurement	. 33
Figure 12.	L6364 thermal shutdown configuration	. 34
Figure 13.	L6364 LED currents	. 35
Figure 14.	Block diagram of DC-DC converter	. 37
Figure 15.	Minimum supply voltage	
Figure 16.	$V_{PLUS(min)}$ vs $I_{LOAD}$ , $V_{SET}$ and $f_{SET}$	. 39
Figure 17.	Overcurrent operation	. 40
Figure 18.	L6364 linear regulators' startup under different conditions of load capacitance	. 41
Figure 19.	Example of thermal power dissipation estimation	. 42
Figure 20.	Surge waveform	
Figure 21.	Detailed block diagram, showing register field connections	. 47
Figure 22.	Application example: DC-DC disabled, CQ and DIO coupled (Join Mode), $V_{SENSOR} = 5 \text{ V}$ , $V_{MCU} = VDIG = 3.3 \text{ M}$	V
		. 48
Figure 23.	Application example: DC-DC enabled, CQ and DIO coupled (Join Mode), $V_{SENSOR} = V_{MCU} = VDIG = 5.0 \text{ V}$ .	
Figure 24.	Application example: DC-DC disabled, CQ as line driver, DIO as load driver, $V_{SENSOR} = 5.0 \text{ V}$ , $V_{MCU} = VDIG = 0.00 \text{ J}$	3.3
	V	
Figure 25.	Application example: DC-DC enabled, CQ and DIO as independent line drivers, $V_{SENSOR} > 5.0 \text{ V}$ , $V_{MCU} = VDI$	
	5.0 V	
Figure 26.	QFN20L mechanical drawings	
Figure 27.	QFN20L suggested footprint	
Figure 28.	QFN20L, packing information (drawing and dimension [mm])	
Figure 29.	CSP19 mechanical drawings	
Figure 30.	CSP19 suggested footprint	
Figure 31	CSP19_nacking Information (drawing and dimension [mm])	54

DS13363 - Rev 6 page 61/62



#### **IMPORTANT NOTICE - READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2024 STMicroelectronics – All rights reserved

DS13363 - Rev 6 page 62/62