


## 500 mA, high performance low dropout linear regulator



DFN8 (3 x 3 mm)  
wetable flanks

### Features

- Input voltage range: 2.7 V to 6.5 V
- Very low output voltage noise:  $13 \mu\text{V}_{\text{RMS}}/\text{V}_{\text{OUT}}$
- Low quiescent current: 48  $\mu\text{A}$  typical
- 500 mA guaranteed output current
- Fast start-up time: 50  $\mu\text{s}$
- High PSRR: 65 dB at 100 Hz
- AEC-Q100 grade 1 qualified
- -40 °C to 125 °C ambient operative temperature range
- Very low dropout: 190 mV at max.  $I_{\text{OUT}}$
- Adjustable (from 1.25 V to 6 V) or fixed output voltage on request (from 1.0 V to 4.3 V)
- Stable with low ESR capacitor: min. 2  $\mu\text{F}$
- Current limit and thermal protections
- DFN8 (3 x 3 mm) wettable flank package

### Applications

- Automotive Infotainment
- Low noise POL
- Automotive noise sensitive ECU
- Wireless communication
- Industrial applications



Maturity status link

[LDLN050](#)

### Description

The **LDLN050** is a 500 mA LDO regulator, designed to be used in several environments. The **LDLN050** has a very low-resistance pass element (PMOS) that is even very fast during the turn-on.

Thanks to its low-noise design, the **LDLN050** can be used to supply noise sensitive circuits such as sensors, MCUs and wireless ICs in automotive and industrial applications.

The LDO low current consumption (typically 48  $\mu\text{A}$ ) is also used on battery-supplied applications.

On the adjustable version, the output voltage can be set to any desired value between 1.25 V and 6 V. Fixed voltage versions, between 1.0 V and 4.3 V (with 0.1 V step) can be provided upon request.

On the fixed voltage versions only, an external capacitor can be connected to  $C_{\text{NR}}$  pin to further reduce the noise on the regulated output voltage.

The **LDLN050** is available in DFN8 (3 x 3 mm) with wettable flank package and it is automotive grade qualified according to AEC-Q100 level 1.

1 Diagram

Figure 1. Block diagram, adjustable version





Figure 2. Block diagram, fixed version



Prerelease product(s)

## 2 Pin configuration

Figure 3. Pin connection, DFN8 – 3 x 3 (top view)






Table 1. Pin description

Pin	Symbol	Function
1	OUT	Output pin
2	N.C.	Not internally connected
3	FB (ADJ) NR (FIXED)	Feedback pin on adjustable version Noise reduction on fixed version
4	GND	Ground connection
5	EN	Enable pin logic input: Low=shutdown, High=active This pin is not internally pulled up. Don't leave floating.
6	N.C.	Not internally connected
7	N.C.	Not internally connected
8	IN	Input pin
Exp. Pad.	Exposed thermal Pad	Must be connected to GND

### 3 Typical application diagram

**Figure 4. Typical application circuit for adjustable version**

**Figure 5. Typical application circuit for fixed output version**


Prerelease product(s)

## 4 Maximum ratings

**Table 2. Absolute maximum ratings**

Symbol	Parameter	Value	Unit
$V_{IN}$	Input voltage pin	-0.3 to 7	V
$V_{EN}$	Enable pin	-0.3 to $V_{IN} + 0.3$	V
$V_{OUT}$	DC output voltage	-0.3 to $V_{IN} + 0.3$	V
$V_{FB}$	Feedback pin	-0.3 to 1.6	V
$I_{OUT}$	Output current	Internally limited	A
$P_{DIS}$	Maximum Power dissipation	Refer to <a href="#">Table 3. Thermal data</a>	W
$T_{ST}$	Storage temperature range	-55 to 150	°C
$T_j$	Operating Junction temperature range	-40 to 150	°C

**Note:** Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. All values are referred to GND.

**Table 3. Thermal data**

Symbol	Parameter	DFN8 3x3 mm	Unit
$R_{thJA}$	Thermal resistance junction-ambient	51	°C/W
$\Psi_{J-T}$	Thermal characterization parameter junction to top of package	2.4	°C/W

**Note:** JEDEC 2S2P (4L) board as per JESD 51-7 with two thermal vias.

**Table 4. Electrostatic discharge**

Symbol	Parameter	DFN8 3x3	Unit
HBM	Human Body Model	+/-2000	V
CDM	Charged Device Model	+/- 750	V

## 5 Electrical characteristics

If not differently specified,  $T_J = -40\text{ }^{\circ}\text{C}$  to  $+125\text{ }^{\circ}\text{C}$ , typical values refer to  $T_J = +25\text{ }^{\circ}\text{C}$ ,  $V_{IN} = V_{OUT} + 0.5\text{ V}$  or  $2.7\text{ V}$  (whichever is greater),  $I_{OUT} = 1\text{ mA}$ ,  $V_{EN} = V_{IN}$ ,  $C_{OUT} = 2.2\text{ }\mu\text{F}$ ,  $C_{NR} = 10\text{ nF}$ .

**Table 5. Electrical characteristics**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{IN}$	Operating input voltage <sup>(1)</sup>		2.7		6.5	V
$V_{ADJ}$	Reference voltage for Adj	$T_{AMB} = 25\text{ }^{\circ}\text{C}$	1.196	1.208	1.22	V
$V_{OUT}$	Output voltage range		$V_{ADJ}$		6	V
	Output voltage accuracy <sup>(1)</sup>	$1\text{ mA} < I_{OUT} < 500\text{ mA}$ $V_{OUT} + 0.5\text{ V} < V_{IN} < 6.5\text{ V}$ $V_{OUT} > 2.2\text{ V}$	-2		2	%
		$1\text{ mA} < I_{OUT} < 500\text{ mA}$ $V_{OUT} + 0.5\text{ V} < V_{IN} < 6.5\text{ V}$ $V_{OUT}$ up to $2.2\text{ V}$	-3		3	%
	Line regulation <sup>(1)</sup>	$V_{OUT} + 0.5\text{ V} < V_{IN} < 6.5\text{ V}$		0.02		%/V
	Load Regulation	$0.5\text{ mA} < I_{OUT} < 500\text{ mA}$		0.005		%/mA
$V_{DO}$	Dropout Voltage <sup>(2)</sup>	$I_{OUT} = 500\text{ mA}$		190	500	mV
$I_{LIM}$	Output current limit	$V_{OUT} = 0.9 \times V_{OUTNOM}$ , $V_{IN} = V_{OUTNOM} + 0.9\text{ V}$ , $V_{IN} > 2.7\text{ V}$	800			mA
$I_{GND}$	Ground pin current	$I_{OUT} = 10\text{ mA}$		48	65	$\mu\text{A}$
		$I_{OUT} = 500\text{ mA}$		70	120	
$I_{SHDN}$	Shutdown current	$V_{EN} = 0\text{ V}$			1	$\mu\text{A}$
$I_{FB}$	Feedback pin current (Adj)	$V_{OUTNOM} = 1.2\text{ V}$	-0.5		0.5	$\mu\text{A}$
$P_{SRR}$	Power supply rejection ration	$V_{IN} = 4.3\text{ V}$ $V_{OUT} = 3.3\text{ V}$ $C_{NR} = 10\text{ nF}$ $I_{OUT} = 100\text{ mA}$	F = 100 Hz		65	dB
			F = 1 KHz		47	
			F = 10 KHz		45	dB
			F = 100 KHz		38	
$V_{NOISE}$	Output noise	BW = 10 Hz to 100 KHz, $V_{OUT} = 2.8\text{ V}$ , $C_{NR} = 10\text{ nF}$			$13 \times V_{OUT}$	$\mu\text{VRMS}$
		BW = 10 Hz to 100 KHz, $V_{OUT} = 2.8\text{ V}$ , no CNR			$25 \times V_{OUT}$	$\mu\text{VRMS}$
$T_{STR}$	Start-up time $V_{OUT} = 10\%$ to $90\%$	Without CNR			45	$\mu\text{sec}$
		CNR = 1 nF			45	
		CNR = 10 nF			50	
		CNR = 47 nF			50	
$V_{EN} (H)$	Enable input logic level High		1.2			V
$V_{EN} (L)$	Enable input logic level Low				0.4	V

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$I_{EN}$	Enable pin current (EN = H)	$V_{EN} = V_{IN} = 6.5\text{ V}$		0.03	1	$\mu\text{A}$
UVLO	Undervoltage lockout	$V_{IN}$ rising	1.9	2.2	2.65	V
$V_{HYS}$	UVLO Hysteresis	$V_{IN}$ falling		0.07		V
$T_{op}$	Operating ambient temperature range		-40		125	$^{\circ}\text{C}$
$T_{SD}$	Thermal shutdown temperature	High temp threshold		165		$^{\circ}\text{C}$
		Thermal hysteresis		20		


1. Minimum  $V_{IN} = V_{OUT} + V_{DO}$  or 2.7 V, whichever is greater.

2. Input voltage =  $V_{OUTNOM} - 100\text{ mV}$ . This specification does not apply to  $V_{OUTNOM} < 2.8\text{ V}$ .


## 6 Typical characteristics

$C_{IN} = 1 \mu\text{F}$ ,  $C_{OUT} = 2.2 \mu\text{F}$ ,  $V_{EN} = V_{IN} = 3.8 \text{ V}$ ,  $V_{OUT} = 3.3 \text{ V}$ ,  $T_j = 25 \text{ }^\circ\text{C}$  unless otherwise specified.


**Figure 6. Output voltage vs. temperature ( $I_{OUT} = 1 \text{ mA}$ )**




**Figure 7. Output voltage vs. temperature ( $I_{OUT} = 500 \text{ mA}$ )**



**Figure 8. Line regulation vs. temperature**















**Figure 9. Load regulation vs. temperature**





Prerelease product(s)




**Figure 10. Quiescent current vs. temperature**

**Figure 11. Quiescent current vs. load current**

**Figure 12. Supply current vs. input voltage**

**Figure 13. Off-state current vs. temperature**

**Figure 14. Dropout voltage vs. temperature**

**Figure 15. Dropout voltage vs. load current**


**Figure 16. Short circuit current vs. temperature**

**Figure 17. Enable thresholds vs. temperature**

**Figure 18. UVLO thresholds vs. temperature**

**Figure 19. Enable pin current vs. temperature**

**Figure 20. PSRR vs. Frequency (no  $C_{NR}$ )**

**Figure 21. PSRR vs. frequency ( $C_{NR} = 10\text{ nF}$ )**



Prerelease product(s)

**Figure 22. Output noise spectrum ( $C_{NR} = 10\text{ nF}$ )**

**Figure 23. Output noise spectrum vs.  $C_{NR}$** 

**Figure 24. Line transient**


$V_{IN}$  from 3.8 V to 4.8 V,  $I_{OUT} = 1\text{ mA}$ ,  $T = 25^\circ\text{C}$ ,  $C_{IN} = 500\text{ nF}$ ,  $C_{OUT} = 2.2\text{ }\mu\text{F}$ ,  $C_{NR} = 10\text{ nF}$


**Figure 25. Load transient**


$I_{OUT}$  from 1 mA to 500 mA,  $C_{IN} = 500\text{ nF}$ ,  $C_{OUT} = 2.2\text{ }\mu\text{F}$ ,  $C_{NR} = 10\text{ nF}$ ,  $t_f = 5\text{ }\mu\text{s}$


**Figure 26. Startup transient**

$V_{IN} = V_{EN}$  from 0 V to 5.5 V and back,  $I_{OUT} = 1\text{ mA}$ ,  $t_{RISE} = 500\text{ }\mu\text{s}$ ,  $C_{NR} = 10\text{ nF}$ ,  $V_{OUT} = 3.3\text{ V}$


**Figure 27. Enable startup ( $C_{NR} = 1\text{ nF}$ )**

$V_{EN} = 0$  to 3.8 V,  $I_{OUT} = 1\text{ mA}$ ,  $C_{IN} = 500\text{ nF}$ ,  $C_{OUT} = 2.2\text{ }\mu\text{F}$ ,  $C_{NR} = 1\text{ nF}$ ,  $t_f = 1\text{ }\mu\text{s}$ ,  $V_{OUT} = 3.3\text{ V}$



Prerelease product(s)

Figure 28. Enable startup ( $C_{NR} = 2.2 \text{ nF}$ )

$V_{EN} = 0$  to  $3.8 \text{ V}$ ,  $I_{OUT} = 1 \text{ mA}$ ,  $C_{IN} = 500 \text{ nF}$ ,  $C_{OUT} = 2.2 \text{ }\mu\text{F}$ ,  $C_{NR} = 2.2 \text{ nF}$ ,  $t_r = 1 \text{ }\mu\text{s}$ ,  $V_{OUT} = 3.3 \text{ V}$




Figure 29. Enable startup ( $C_{NR} = 10 \text{ nF}$ )

$V_{EN} = 0$  to  $3.8 \text{ V}$ ,  $I_{OUT} = 1 \text{ mA}$ ,  $C_{IN} = 500 \text{ nF}$ ,  $C_{OUT} = 2.2 \text{ }\mu\text{F}$ ,  $C_{NR} = 10 \text{ nF}$ ,  $t_r = 1 \text{ }\mu\text{s}$ ,  $V_{OUT} = 3.3 \text{ V}$




Figure 30. Enable startup ( $C_{NR} = 47 \text{ nF}$ )

$V_{EN} = 0$  to  $3.8 \text{ V}$ ,  $I_{OUT} = 1 \text{ mA}$ ,  $C_{IN} = 500 \text{ nF}$ ,  $C_{OUT} = 2.2 \text{ }\mu\text{F}$ ,  $C_{NR} = 47 \text{ nF}$ ,  $t_r = 1 \text{ }\mu\text{s}$ ,  $V_{OUT} = 3.3 \text{ V}$





Figure 31. Tested stability area


$V_{EN} = V_{IN}$  from  $3.8 \text{ V}$  to  $6.5 \text{ V}$ ,  $I_{OUT}$  from  $0 \text{ mA}$  to  $0.5 \text{ A}$ ,  $T = 25 \text{ }^\circ\text{C}$ ,  $C_{IN} = 500 \text{ nF}$ ,  $C_{NR} = 10 \text{ nF}$ ,  $V_{OUT} = 3.3 \text{ V}$



Prerelease product(s)




## 7.2 DFN8 (3 x 3 mm) packing information

**Figure 33. DFN8-3x3 tape outline**

**Table 6. DFN8-3x3 tape mechanical data**

Dim.	mm
	Value
Ao	3.30 ± 0.10
Bo	3.30 ± 0.10
Ko	1.10 ± 0.10

Figure 34. DFN8-3x3 reel outline



Prerelease product(s)

## 8 Ordering information

**Table 7. Order code**

Order codes	DFN8 3x3		
	Marking	Grade	Output voltage
LDLN050PU33RY	LN33	Automotive	3.3 V



## Revision history

**Table 8. Document revision history**

Date	Revision	Changes
10-Jan-2019	1	Initial release.

## Contents

<b>1</b>	<b>Diagram</b> .....	<b>2</b>
<b>2</b>	<b>Pin configuration</b> .....	<b>3</b>
<b>3</b>	<b>Typical application diagram</b> .....	<b>4</b>
<b>4</b>	<b>Maximum ratings</b> .....	<b>5</b>
<b>5</b>	<b>Electrical characteristics</b> .....	<b>6</b>
<b>6</b>	<b>Typical characteristics</b> .....	<b>8</b>
<b>7</b>	<b>Package information</b> .....	<b>13</b>
7.1	DFN8 3 x 3 package information .....	13
7.2	DFN8 (3 x 3 mm) package information .....	13
<b>8</b>	<b>Ordering information</b> .....	<b>16</b>
	<b>Revision history</b> .....	<b>17</b>
	<b>Contents</b> .....	<b>18</b>
	<b>List of tables</b> .....	<b>19</b>
	<b>List of figures</b> .....	<b>20</b>

## List of tables

<b>Table 1.</b>	Pin description . . . . .	3
<b>Table 2.</b>	Absolute maximum ratings . . . . .	5
<b>Table 3.</b>	Thermal data . . . . .	5
<b>Table 4.</b>	Electrostatic discharge . . . . .	5
<b>Table 5.</b>	Electrical characteristics . . . . .	6
<b>Table 6.</b>	DFN8-3x3 tape mechanical data . . . . .	14
<b>Table 7.</b>	Order code . . . . .	16
<b>Table 8.</b>	Document revision history . . . . .	17

## List of figures

<b>Figure 1.</b>	Block diagram, adjustable version . . . . .	2
<b>Figure 2.</b>	Block diagram, fixed version . . . . .	2
<b>Figure 3.</b>	Pin connection, DFN8 – 3 x 3 (top view) . . . . .	3
<b>Figure 4.</b>	Typical application circuit for adjustable version . . . . .	4
<b>Figure 5.</b>	Typical application circuit for fixed output version . . . . .	4
<b>Figure 6.</b>	Output voltage vs. temperature ( $I_{OUT} = 1 \text{ mA}$ ) . . . . .	8
<b>Figure 7.</b>	Output voltage vs. temperature ( $I_{OUT} = 500 \text{ mA}$ ) . . . . .	8
<b>Figure 8.</b>	Line regulation vs. temperature . . . . .	8
<b>Figure 9.</b>	Load regulation vs. temperature . . . . .	8
<b>Figure 10.</b>	Quiescent current vs. temperature . . . . .	9
<b>Figure 11.</b>	Quiescent current vs. load current . . . . .	9
<b>Figure 12.</b>	Supply current vs. input voltage . . . . .	9
<b>Figure 13.</b>	Off-state current vs. temperature . . . . .	9
<b>Figure 14.</b>	Dropout voltage vs. temperature . . . . .	9
<b>Figure 15.</b>	Dropout voltage vs. load current . . . . .	9
<b>Figure 16.</b>	Short circuit current vs. temperature . . . . .	10
<b>Figure 17.</b>	Enable thresholds vs. temperature . . . . .	10
<b>Figure 18.</b>	UVLO thresholds vs. temperature . . . . .	10
<b>Figure 19.</b>	Enable pin current vs. temperature . . . . .	10
<b>Figure 20.</b>	PSRR vs. Frequency (no $C_{NR}$ ) . . . . .	10
<b>Figure 21.</b>	PSRR vs. frequency ( $C_{NR} = 10 \text{ nF}$ ) . . . . .	10
<b>Figure 22.</b>	Output noise spectrum ( $C_{NR} = 10 \text{ nF}$ ) . . . . .	11
<b>Figure 23.</b>	Output noise spectrum vs. $C_{NR}$ . . . . .	11
<b>Figure 24.</b>	Line transient . . . . .	11
<b>Figure 25.</b>	Load transient . . . . .	11
<b>Figure 26.</b>	Startup transient . . . . .	11
<b>Figure 27.</b>	Enable startup ( $C_{NR} = 1 \text{ nF}$ ) . . . . .	11
<b>Figure 28.</b>	Enable startup ( $C_{NR} = 2.2 \text{ nF}$ ) . . . . .	12
<b>Figure 29.</b>	Enable startup ( $C_{NR} = 10 \text{ nF}$ ) . . . . .	12
<b>Figure 30.</b>	Enable startup ( $C_{NR} = 47 \text{ nF}$ ) . . . . .	12
<b>Figure 31.</b>	Tested stability area . . . . .	12
<b>Figure 32.</b>	DFN8 3x3 package drawing outline . . . . .	13
<b>Figure 33.</b>	DFN8-3x3 tape outline . . . . .	14
<b>Figure 34.</b>	DFN8-3x3 reel outline . . . . .	15

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2019 STMicroelectronics – All rights reserved