





# 2.4 GHz low pass filter matched to STM32WB0 series and BLUENRG-LP-LPS (BLUENRG-3x5Vx, BLUENRG-3x5Ax, BLUENRG-332xx) in QFN and CSP packages



Chip scale package on glass 6 bumps

Pin-out top diagram (top view - bumps down)



#### **Features**

- Integrated impedance matching to STM32WB0 series and BLUENRG-LP-LPS (BLUENRG-3x5Vx, BLUENRG-3x5Ax, BLUENRG-332xx) in QFN and CSP packages
- 50  $\Omega$  nominal impedance on antenna side
- Deep rejection harmonics filter
- Low insertion loss
- Small footprint
- Low profile ≤ 630 µm after reflow
- High RF performances
- RF BOM and area reduction
- ECOPACK2 compliant component

## **Applications**

- Bluetooth 5
- OpenThread
- Zigbee®
- IEEE 802.15.4
- Optimized for STM32WB0 series and BLUENRG-LP-LPS (BLUENRG-3x5Vx, BLUENRG-3x5Ax, BLUENRG-332xx) in QFN and CSP packages

## **Description**

The MLPF-NRG-01D3 integrates an impedance matching network and harmonics filter. The matching impedance network has been tailored to maximize the RF performances of STM32WB0 series and BLUENRG-LP-LPS (BLUENRG-3x5Vx, BLUENRG-3x5Ax, BLUENRG-332xx) in QFN and CSP packages. This device uses STMicroelectronics IPD technology on non-conductive glass substrate which optimizes RF performances.

#### **Product status link**

MLPF-NRG-01D3



## 1 Characteristics

Table 1. Absolute ratings (T<sub>amb</sub> = 25 °C)

Symbol	Parameter	Value	Unit
P <sub>IN</sub>	Input power RF <sub>IN</sub>	10	dBm
V <sub>ESD</sub>	ESD ratings human body model (JESD22-A114-C), all I/O one at a time while others connected to GND	2000	V
T <sub>OP</sub>	Maximum operating temperature	-40 to +105	°C

Table 2. Impedances (T<sub>amb</sub> = 25 °C)

Symbol	Parameter		Unit		
		Min.	Тур.	Max.	Offic
Z <sub>IN</sub>	STM32WBxx single-ended impedance single-ended impedance	-	Matched to STM32WB0 series and BLUENRG-LP- LPS (BLUENRG-3x5Vx, BLUENRG-3x5Ax, BLUENRG-332xx) in QFN and CSP packages	-	Ω
Z <sub>OUT</sub>	Antenna impedance	-	50	-	Ω


Table 3. Electrical characteristics and RF performances ( $T_{amb}$  = 25 °C)

Symbol	Symbol Parameter		Value			Unit
Зушьог			Min.	Тур.	Max.	Onit
f	Frequency range		2400		2500	MHz
IL	Insertion loss IS <sub>21</sub> I			0.9	1.1	dB
RL <sub>IN</sub>	Input return loss IS <sub>11</sub>		11	13		dB
RL <sub>OUT</sub>	Output return loss IS <sub>22</sub> I		12	14		dB
	Harmonic rejection levels IS <sub>21</sub> I	Attenuation at 2fo (4800 – 5000) MHz	31	37		dB
Att		Attenuation at 3fo (7200 – 7500) MHz	42	43		dB
All		Attenuation at 4fo (9600 – 10000) MHz	38	40		dB
	Attenuation at 5fo (12000 – 12500) MHz		32	34		dB


DS14044 - Rev 5 page 2/13




#### 1.1 RF measurement
















DS14044 - Rev 5 page 3/13







DS14044 - Rev 5 page 4/13



## 2 Package information

To meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions, and product status are available at: www.st.com. ECOPACK is an ST trademark.

### 2.1 CSPG package information

GND2 GND4 D2 D2 D2

Figure 9. CSPG package outline (bottom view - bumps up)

Table 4. CSPG 6 bumps mechanical data

	Dimensions					
Ref.	Millimeters					
	Min.	Тур.	Max.			
Α	0.580	0.630	0.680			
A1	0.180	0.205	0.230			
A2	0.380	0.400	0.420			
b	0.230	0.255	0.280			
D	1.550	1.600	1.650			
D1		0.577				
D2		0.577				
E	0.950	1.000	1.050			
E1		0.500				
fD1		0.223				
fD2		0.223				
fE1		0.250				
fE2		0.250				

DS14044 - Rev 5 page 5/13







Table 5. Pad description top view (pads down)

Pad ref	Pad name	Description
A1	OUT	Antenna
A2	GND4	Ground
A3	IN	STM32WB0 series and BLUENRG- LPLPS (BLUENRG-3x5Vx, BLUENRG-3x5Ax, BLUENRG-332xx) in QFN and CSP packages
B1	GND3	Ground
B2	GND2	Ground
В3	GND1	Ground

Figure 12. Tape and reel outline



DS14044 - Rev 5 \_\_\_\_\_\_ page 6/13



Table 6. Tape and reel mechanical data

	Dimensions					
Ref	Millimeters					
	Min	Тур	Max			
A0	1.06	1.09	1.12			
В0	1.66	1.69	1.72			
D0	1.40	1.50	1.60			
F	3.45	3.50	3.55			
K0	0.69	0.72	0.75			
P0	3.90	4.00	4.10			
P1	1.95	2.00	2.05			
P2	1.95	2.00	2.05			
W	7.90	8.00	8.30			

DS14044 - Rev 5 page 7/13



## Recommendation on PCB assembly

#### 3.1 Land pattern

DC block capacitor **BLUENRG-LP-LPS** mandatory Top Layer L1 Top Solder opening X=MLPF-NRG-01D3 C=GJM0335C1E200GB01 recommended reference 1163µm 320μm 50Ω RF antenna 280µm ₹105µm 1220µm Ground plane on Top Layer 2120µm mandatory in front of the MLPF-NRG-01D3

Figure 13. PCB land pattern recommendations

The Figure 13 is the PCB land pattern of the 2-layers evaluation board used to validate the MLPF-NRG-01D3, with the example of a QFN package for the BLUENRG-LP-LPS shipset.

The RF transmission line between MLPF and antenna is dimensioned to 50 ohms characteristic impedance.

The RF transmission line between BLUENRG and MLPF is dimensioned to 57 ohms characteristic impedance.

These RF transmission line characteristic impedances have to be followed as closely as possible.

Moreover, the physical dimensions of the lines have to be tuned according to a specific PCB stack-up if it is different from the one presented in the datasheet to maintain the expected characteristic impedance values. In the case of the Figure 13, the transmission lines are designed assuming a ground plane reference on the layer L2.

The length of the RF transmission line between BLUENRG and MLPF has to be followed as closely as possible.

The ground plane on the layer L1 is mandatory in front of the MLPF-NRG-01D3, with shape and definition generating the best possible equipotentiality.

The drills density of the ground plane needs to be maximized near the MLPF-NRG-01D3 area to ensure optimal RF performances.

# Name Material Type Thickness Dk
Top Overlay
Top Solder Solder Resist Solder Mask 0.030mm 3.5

1 Top Layer Copper Signal 0.035mm
Dielectric 1 FR-4 Core 0.508mm 4.3

2 Bottom Layer Copper Signal 0.035mm
Bottom Solder Solder Resist Solder Mask 0.030mm 3.5

Figure 14. PCB stack-up recommendations

The Figure 14 is the PCB stack-up of the 2-layers evaluation board used to validate the MLPF-NRG-01D3. In this PCB configuration, with the ground plane mandatory on the layer L1 in front of the MLPF-NRG-01D3, and the reference ground plane on the layer L2:


- The drills dimension of the ground plane is 0.200 mm and can be adjusted upon manufacturing constraints
- The RF performances are guaranteed for a variation of the dielectric1 thickness between 0.500 mm and 1.600 mm
- The RF performances are guaranteed a variation of the dielectric1 Dk permittivity between 3.6 and 4.9.

DS14044 - Rev 5 page 8/13



#### 3.2 Stencil opening design

Figure 15. Footprint - 3 mils stencil - solder mask defined



#### 3.3 Solder paste

- 1. Halide-free flux qualification ROL0 according to ANSI/J-STD-004.
- 2. "No clean" solder paste is recommended.
- 3. Offers a high tack force to resist component movement during high speed.
- 4. Use solder paste with fine particles: powder particle size 20-38  $\mu m$ .

#### 3.4 Placement

- 1. Manual positioning is not recommended.
- 2. It is recommended to use the lead recognition capabilities of the placement system, not the outline centering
- 3. Standard tolerance of ±0.05 mm is recommended.
- 4. 1.0 N placement force is recommended. Too much placement force can lead to squeezed out solder paste and cause solder joints to short. Too low placement force can lead to insufficient contact between package and solder paste that could cause open solder joints or badly centered packages.
- 5. To improve the package placement accuracy, a bottom side optical control should be performed with a high resolution tool.
- 6. For assembly, a perfect supporting of the PCB (all the more on flexible PCB) is recommended during solder paste printing, pick and place and reflow soldering by using optimized tools.

#### 3.5 PCB design preference


- 1. To control the solder paste amount, the closed via is recommended instead of open vias.
- 2. The position of tracks and open vias in the solder area should be well balanced. A symmetrical layout is recommended, to avoid any tilt phenomena caused by asymmetrical solder paste due to solder flow away.

DS14044 - Rev 5 page 9/13



## 3.6 Reflow profile

Figure 16. ST ECOPACK recommended soldering reflow profile for PCB mounting



Note: Minimize air convection currents in the reflow oven to avoid component movement.

Note: More information is available in the application note:

AN2348 Flip-Chip: "Package description and recommendations for use"

DS14044 - Rev 5 page 10/13



# 4 Ordering information

**Table 7. Ordering information** 

Order code	Marking	Package	Weight	Base qty.	Delivery mode
MLPF-NRG-01D3	UB	CSPG	1.82 mg	5000	Tape and reel

DS14044 - Rev 5 page 11/13



## **Revision history**

Table 8. Document revision history

Date	Revision	Changes
29-Jul-2022	1	Initial release.
09-Aug-2022	2	Updated Figure 13 and Figure 14.
25-Nov-2022	3	Updated Section 3.1: Land pattern.
01-Jul-2024	4	Added STM32WB0 series to the MCU matched by MLPF-NRG-01D3 and updated <i>Figure 1</i> .
12-Dec-2025	5	Updated Section 3.1: Land pattern.

DS14044 - Rev 5 page 12/13



#### **IMPORTANT NOTICE - READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice.

In the event of any conflict between the provisions of this document and the provisions of any contractual arrangement in force between the purchasers and ST, the provisions of such contractual arrangement shall prevail.

The purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

The purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of the purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

If the purchasers identify an ST product that meets their functional and performance requirements but that is not designated for the purchasers' market segment, the purchasers shall contact ST for more information.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2025 STMicroelectronics - All rights reserved

DS14044 - Rev 5 page 13/13