





# STB18NM80, STF18NM80 STP18NM80, STW18NM80

Datasheet

N-channel 800 V, 250 mΩ typ., 17 A MDmesh Power MOSFET in D<sup>2</sup>PAK, TO-220FP, TO-220 and TO-247 packages



AM01475v1\_noZen



## Features

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	I <sub>D</sub>
STB18NM80	800 V	295 mΩ	17 A
STF18NM80			
STP18NM80			
STW18NM80			

- Low input capacitance and gate charge
- Low gate input resistance
- 100% avalanche tested

## Applications

- Switching applications

## Description

These N-channel Power MOSFETs are developed using STMicroelectronics' revolutionary MDmesh technology, which associates the multiple drain process with the company's PowerMESH horizontal layout. These devices offer extremely low on-resistance, high dv/dt and excellent avalanche characteristics. Utilizing ST's proprietary strip technique, these Power MOSFETs boast an overall dynamic performance which is superior to similar products on the market.

### Product status links

[STB18NM80](#)

[STF18NM80](#)

[STP18NM80](#)

[STW18NM80](#)

# 1 Electrical ratings

**Table 1. Absolute maximum ratings**

Symbol	Parameter	Value		Unit
		D <sup>2</sup> PAK, TO-220, TO-247	TO-220FP	
V <sub>DS</sub>	Drain-source voltage	800		V
V <sub>GS</sub>	Gate-source voltage	±30		V
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 25 °C	17	17 <sup>(1)</sup>	A
	Drain current (continuous) at T <sub>C</sub> = 100 °C	10.71	10.71 <sup>(1)</sup>	
I <sub>DM</sub> <sup>(2)</sup>	Drain current (pulsed)	68	68 <sup>(1)</sup>	A
P <sub>TOT</sub>	Total power dissipation at T <sub>C</sub> = 25 °C	190	40	W
V <sub>ISO</sub>	Insulation withstand voltage (RMS) from all three leads to external heat sink (t = 1 s; T <sub>C</sub> = 25 °C)		2.5	kV
T <sub>J</sub>	Operating junction temperature range	-65 to 150		°C
T <sub>stg</sub>	Storage temperature range			°C

1. Limited by maximum junction temperature.
2. Pulse width limited by safe operating area.

**Table 2. Thermal data**

Symbol	Parameter	Value				Unit
		D <sup>2</sup> PAK	TO-220	TO-247	TO-220FP	
R <sub>thJC</sub>	Thermal resistance, junction-to-case	0.66			3.13	°C/W
R <sub>thJA</sub>	Thermal resistance, junction-to-ambient	30 <sup>(1)</sup>	62.5	50	62.5	°C/W

1. When mounted on a standard 1 inch<sup>2</sup> area of FR-4 PCB with 2-oz copper.

**Table 3. Avalanche characteristics**

Symbol	Parameter	Value	Unit
I <sub>AS</sub>	Avalanche current, repetitive or non-repetitive (pulse width limited by T <sub>J</sub> max.)	4	A
E <sub>AS</sub>	Single pulse avalanche energy (starting T <sub>J</sub> = 25 °C, I <sub>D</sub> = I <sub>AS</sub> , V <sub>DD</sub> = 50 V)	600	mJ

## 2 Electrical characteristics

$T_C = 25\text{ °C}$  unless otherwise specified.

**Table 4. On/off states**

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$I_D = 1\text{ mA}$ , $V_{GS} = 0\text{ V}$	800			V
$I_{DSS}$	Zero gate voltage drain current	$V_{GS} = 0\text{ V}$ , $V_{DS} = 800\text{ V}$			10	$\mu\text{A}$
		$V_{GS} = 0\text{ V}$ , $V_{DS} = 800\text{ V}$ , $T_C = 125\text{ °C}^{(1)}$			100	
$I_{GSS}$	Gate body leakage current	$V_{DS} = 0\text{ V}$ , $V_{GS} = \pm 30\text{ V}$			$\pm 100$	nA
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 250\text{ }\mu\text{A}$	3	4	5	V
$R_{DS(on)}$	Static drain-source on-resistance	$V_{GS} = 10\text{ V}$ , $I_D = 8.5\text{ A}$		250	295	m $\Omega$

1. Specified by design, not tested in production.

**Table 5. Dynamic**

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$C_{iss}$	Input capacitance	$V_{DS} = 50\text{ V}$ , $f = 1\text{ MHz}$ , $V_{GS} = 0\text{ V}$	-	2070	-	pF
$C_{oss}$	Output capacitance		-	210	-	pF
$C_{rss}$	Reverse transfer capacitance		-	29	-	pF
$C_{oss\text{ eq.}}^{(1)}$	Equivalent output capacitance	$V_{GS} = 0\text{ V}$ , $V_{DS} = 0\text{ to }640\text{ V}$	-	316	-	pF
$Q_g$	Total gate charge	$V_{DD} = 640\text{ V}$ , $I_D = 17\text{ A}$ , $V_{GS} = 0\text{ to }10\text{ V}$ (see the Figure 16. Test circuit for gate charge behavior)	-	70	-	nC
$Q_{gs}$	Gate-source charge		-	13	-	nC
$Q_{gd}$	Gate-drain charge		-	40	-	nC
$R_g$	Gate input resistance	$f = 1\text{ MHz}$ gate DC bias = 0 test signal level = 20 mV open drain	-	4	-	$\Omega$

1.  $C_{oss\text{ eq.}}$  is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ .







**Table 6. Switching times**

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 400\text{ V}$ , $I_D = 8.5\text{ A}$ , $R_G = 4.7\text{ }\Omega$ , $V_{GS} = 10\text{ V}$	-	18	-	ns
$t_r$	Rise time		-	28	-	ns
$t_{d(off)}$	Turn-off delay time	(see the Figure 15. Test circuit for resistive load switching times and Figure 20. Switching time waveform)	-	96	-	ns
$t_f$	Fall time		-	50	-	ns

**Table 7. Source-drain diode**

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$I_{SD}$	Source-drain current		-		17	A
$I_{SDM}^{(1)}$	Source-drain current (pulsed)		-		68	A
$V_{SD}^{(2)}$	Forward on voltage	$I_{SD} = 17\text{ A}$ , $V_{GS} = 0\text{ V}$	-		1.6	V
$t_{rr}$	Reverse recovery time	$I_{SD} = 17\text{ A}$ , $di/dt = 100\text{ A}/\mu\text{s}$ ,	-	618		ns
$Q_{rr}$	Reverse recovery charge	$V_{DD} = 100\text{ V}$	-	9.6		$\mu\text{C}$
$I_{RRM}$	Reverse recovery current	(see the Figure 17. Test circuit for inductive load switching and diode recovery times)	-	31.2		A
$t_{rr}$	Reverse recovery time	$I_{SD} = 17\text{ A}$ , $di/dt = 100\text{ A}/\mu\text{s}$ ,	-	822		ns
$Q_{rr}$	Reverse recovery charge	$V_{DD} = 100\text{ V}$ , $T_J = 150\text{ }^\circ\text{C}$	-	13		$\mu\text{C}$
$I_{RRM}$	Reverse recovery current	(see the Figure 17. Test circuit for inductive load switching and diode recovery times)	-	31.8		A

1. Pulse width limited by safe operating area.
2. Pulsed: pulse duration = 300  $\mu\text{s}$ , duty cycle 1.5%.

**2.1 Electrical characteristics (curves)**
**Figure 1. Safe operating area for D<sup>2</sup>PAK and TO-220**

**Figure 2. Thermal impedance for D<sup>2</sup>PAK and TO-220**

**Figure 3. Safe operating area for TO-220FP**

**Figure 4. Thermal impedance for TO-220FP**

**Figure 5. Safe operating area for TO-247**

**Figure 6. Thermal impedance for TO-247**








**Figure 7. Typical transfer characteristics**

**Figure 8. Typical output characteristics**

**Figure 9. Typical gate charge characteristics**

**Figure 10. Typical drain-source on-resistance**

**Figure 11. Typical capacitance characteristics**

**Figure 12. Normalized gate threshold vs temperature**


Figure 13. Normalized on-resistance vs temperature







Figure 14. Normalized breakdown voltage vs temperature




### 3 Test circuits

**Figure 15. Test circuit for resistive load switching times**



AM01468v1

**Figure 16. Test circuit for gate charge behavior**



AM01469v1

**Figure 17. Test circuit for inductive load switching and diode recovery times**



AM01470v1

**Figure 18. Unclamped inductive load test circuit**


AM01471v1

**Figure 19. Unclamped inductive waveform**


AM01472v1

**Figure 20. Switching time waveform**


AM01473v1




## 4 Package information

To meet environmental requirements, ST offers these devices in different grades of **ECOPACK** packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions, and product status are available at: [www.st.com](http://www.st.com). ECOPACK is an ST trademark.

### 4.1 D<sup>2</sup>PAK (TO-263) type A2 package information


**Figure 21. D<sup>2</sup>PAK (TO-263) type A2 package outline**



0079457\_A2\_27

**Table 8. D<sup>2</sup>PAK (TO-263) type A2 package mechanical data**


Dim.	mm		
	Min.	Typ.	Max.
A	4.40		4.60
A1	0.03		0.23
b	0.70		0.93
b2	1.14		1.70
c	0.45		0.60
c2	1.23		1.36
D	8.95		9.35
D1	7.50	7.75	8.00
D2	1.10	1.30	1.50
E	10.00		10.40
E1	8.70	8.90	9.10
E2	7.30	7.50	7.70
e		2.54	
e1	4.88		5.28
H	15.00		15.85
J1	2.49		2.69
L	2.29		2.79
L1	1.27		1.40
L2	1.30		1.75
R		0.40	
V2	0°		8°

**Figure 22. D<sup>2</sup>PAK (TO-263) recommended footprint (dimensions are in mm)**

0079457\_Rev27\_footprint

## 4.2 TO-220FP type B package information


Figure 23. TO-220FP type B package outline



7012510\_B\_rev.14

**Table 9. TO-220FP type B package mechanical data**

Dim.	mm		
	Min.	Typ.	Max.
A	4.40		4.60
B	2.50		2.70
D	2.50		2.75
E	0.45		0.70
F	0.75		1.00
F1	1.15		1.70
F2	1.15		1.70
G	4.95		5.20
G1	2.40		2.70
H	10.00		10.40
L2		16.00	
L3	28.60		30.60
L4	9.80		10.60
L5	2.90		3.60
L6	15.90		16.40
L7	9.00		9.30
Dia	3.00		3.20

**4.3 TO-220 type A package information**
**Figure 24. TO-220 type A package outline**



0015988\_typeA\_Rev\_24

**Table 10. TO-220 type A package mechanical data**

Dim.	mm		
	Min.	Typ.	Max.
A	4.40		4.60
b	0.61		0.88
b1	1.14		1.55
c	0.48		0.70
D	15.25		15.75
D1		1.27	
E	10.00		10.40
e	2.40		2.70
e1	4.95		5.15
F	1.23		1.32
H1	6.20		6.60
J1	2.40		2.72
L	13.00		14.00
L1	3.50		3.93
L20		16.40	
L30		28.90	
øP	3.75		3.85
Q	2.65		2.95
Slug flatness		0.03	0.10

#### 4.4 TO-247 package information

Figure 25. TO-247 package outline




0075325\_10



**Table 11. TO-247 package mechanical data**

Dim.	mm		
	Min.	Typ.	Max.
A	4.85		5.15
A1	2.20		2.60
b	1.0		1.40
b1	2.0		2.40
b2	3.0		3.40
c	0.40		0.80
D	19.85		20.15
E	15.45		15.75
e	5.30	5.45	5.60
L	14.20		14.80
L1	3.70		4.30
L2		18.50	
ØP	3.55		3.65
ØR	4.50		5.50
S	5.30	5.50	5.70
aaa		0.04	0.10

**4.5 D<sup>2</sup>PAK packing information**
**Figure 26. D<sup>2</sup>PAK tape drawing (dimensions are in mm)**


DM01095771\_2

## 5 Ordering information

**Table 12. Order codes**

Order codes	Marking	Package	Packing
STB18NM80	18NM80	D <sup>2</sup> PAK	Tape and reel
STF18NM80		TO-220FP	Tube
STP18NM80		TO-220	
STW18NM80		TO-247	

## Revision history

**Table 13. Document revision history**

Date	Revision	Changes
25-Feb-2009	1	First release.
07-Apr-2009	2	<i>Section 4: Package mechanical data</i> has been modified.
20-Apr-2009	3	$R_{DS(on)}$ max value has been corrected.
09-Sep-2009	4	Document status promoted from preliminary data to datasheet.
25-May-2012	5	<i>Figure 12: Gate charge vs gate-source voltage</i> has been updated. Minor text changes.
30-Oct-2025	6	Updated <a href="#">Section 4: Package information</a> . Minor text changes.



## Contents

<b>1</b>	<b>Electrical ratings</b> .....	<b>2</b>
<b>2</b>	<b>Electrical characteristics</b> .....	<b>3</b>
<b>2.1</b>	Electrical characteristics (curves) .....	<b>5</b>
<b>3</b>	<b>Test circuits</b> .....	<b>8</b>
<b>4</b>	<b>Package information</b> .....	<b>9</b>
<b>4.1</b>	D <sup>2</sup> PAK (TO-263) type A2 package information .....	<b>9</b>
<b>4.2</b>	TO-220FP type B package information .....	<b>12</b>
<b>4.3</b>	TO-220 type A package information .....	<b>14</b>
<b>4.4</b>	TO-247 package information .....	<b>16</b>
<b>4.5</b>	D <sup>2</sup> PAK packing information .....	<b>18</b>
<b>5</b>	<b>Ordering information</b> .....	<b>19</b>
	<b>Revision history</b> .....	<b>20</b>



**IMPORTANT NOTICE – READ CAREFULLY**

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice.

In the event of any conflict between the provisions of this document and the provisions of any contractual arrangement in force between the purchasers and ST, the provisions of such contractual arrangement shall prevail.

The purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

The purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of the purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

If the purchasers identify an ST product that meets their functional and performance requirements but that is not designated for the purchasers' market segment, the purchasers shall contact ST for more information.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to [www.st.com/trademarks](http://www.st.com/trademarks). All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2025 STMicroelectronics – All rights reserved