

## N-channel 950 V, 0.275 $\Omega$ typ., 18 A, MDmesh™ DK5 Power MOSFET in a D<sup>2</sup>PAK package

Datasheet - preliminary data





Figure 1: Internal schematic diagram



### Features

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	I <sub>B</sub>
STB20N95DK5	950 V	0.330 $\Omega$	18 A

- Fast-recovery body diode
- Best R<sub>DS(on)</sub> x area
- Low gate charge, input capacitance and resistance
- 100% avalanche tested
- Extremely high dv/dt ruggedness

### Applications

- Switching applications

### Description

This very high voltage N-channel Power MOSFET is part of the MDmesh™ DK5 fast recovery diode series. The MDmesh™ DK5 combines very low recovery charge (Q<sub>rr</sub>) and recovery time (t<sub>rr</sub>) with an excellent improvement in R<sub>DS(on)</sub> \* area and one of the most effective switching behaviors, ideal for half bridge and full bridge converters.

Table 1: Device summary

Order code	Marking	Package	Packing
STB20N95DK5	20N95DK5	D <sup>2</sup> PAK	Tape and reel

---

## Contents

<b>1</b>	<b>Electrical ratings .....</b>	<b>3</b>
<b>2</b>	<b>Electrical characteristics .....</b>	<b>4</b>
	2.1 Electrical characteristics (curves).....	6
<b>3</b>	<b>Test circuits .....</b>	<b>9</b>
<b>4</b>	<b>Package information .....</b>	<b>10</b>
	4.1 D <sup>2</sup> PAK (TO-263) type A2 package information .....	10
	4.2 D <sup>2</sup> PAK (TO-263) packing information.....	13
<b>5</b>	<b>Revision history .....</b>	<b>15</b>

Prerelease product(s)



# 1 Electrical ratings

**Table 2: Absolute maximum ratings**

Symbol	Parameter	Value	Unit
$V_{GS}$	Gate-source voltage	$\pm 30$	V
$I_D$	Drain current (continuous) at $T_C = 25\text{ }^\circ\text{C}$	18	V
$I_D$	Drain current (continuous) at $T_C = 100\text{ }^\circ\text{C}$	11	A
$I_{DM}^{(1)}$	Drain current (pulsed)	72	A
$P_{TOT}$	Total dissipation at $T_C = 25\text{ }^\circ\text{C}$	250	W
$dv/dt^{(2)}$	Peak diode recovery voltage slope	50	V/ns
$dv/dt^{(3)}$	MOSFET $dv/dt$ ruggedness	50	V/ns
$T_{stg}$	Storage temperature range	-55 to 150	$^\circ\text{C}$
$T_j$	Operating junction temperature range		

**Notes:**

(1) Pulse width limited by safe operating area

(2)  $I_{SD} \leq 8.5\text{ A}$ ,  $di/dt \leq 400\text{ A}/\mu\text{s}$ ,  $V_{DS\text{ peak}} \leq V_{(BR)DSS}$ ,  $V_{DD} = 475\text{ V}$

(3)  $V_{DS} \leq 760\text{ V}$

**Table 3: Avalanche characteristics**

Symbol	Parameter	Value	Unit
$R_{thj-case}$	Thermal resistance junction-case	0.5	$^\circ\text{C}/\text{W}$
$R_{thj-pcb}^{(1)}$	Thermal resistance junction-pcb	30	$^\circ\text{C}/\text{W}$

**Notes:**

(1) When mounted on 1 inch<sup>2</sup> FR-4 board, 2 Oz Cu.

**Table 4: Thermal data**

Symbol	Parameter	Value	Unit
$I_{AR}$	Maximum current during repetitive or single pulse avalanche	6	A
$E_{AS}$	Single pulse avalanche energy (starting $T_J = 25\text{ }^\circ\text{C}$ , $I_D = I_{AR}$ , $V_{DD} = 50\text{ V}$ )	520	mJ

## 2 Electrical characteristics

(T<sub>CASE</sub> = 25 °C unless otherwise specified)

**Table 5: On/off states**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	I <sub>D</sub> = 1 mA, V <sub>GS</sub> = 0 V	950			V
I <sub>DSS</sub>	Zero gate voltage drain current	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 950 V			1	μA
		V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 950 V, T <sub>C</sub> = 125 °C <sup>(1)</sup>			100	μA
I <sub>GSS</sub>	Gate source leakage current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ±20 V			±10	μA
V <sub>GS(th)</sub>	Gate threshold voltage	V <sub>DD</sub> = V <sub>GS</sub> , I <sub>D</sub> = 100 μA	3	4	5	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 9 A		0.275	0.330	Ω

**Notes:**

<sup>(1)</sup>Defined by design, not subject to production test

**Table 6: Dynamic**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
C <sub>iss</sub>	Input capacitance	V <sub>DS</sub> = 100 V, f = 1 MHz, V <sub>GS</sub> = 0 V	-	1600	-	pF
C <sub>oss</sub>	Output capacitance		-	76	-	pF
C <sub>rss</sub>	Reverse transfer capacitance		-	5	-	pF
C <sub>o(tr)</sub> <sup>(1)</sup>	Time-related equivalent capacitance	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 0 to 760 V	-	169	-	pF
C <sub>o(er)</sub> <sup>(2)</sup>	Energy-related equivalent capacitance		-	60	-	pF
R <sub>g</sub>	Intrinsic gate resistance	f = 1 MHz, I <sub>D</sub> = 0 A	-	4	-	Ω
Q <sub>g</sub>	Total gate charge	V <sub>DD</sub> = 760 V, I <sub>D</sub> = 18 A, V <sub>GS</sub> = 0 to 10 V (see <a href="#">Figure 16: "Test circuit for gate charge behavior"</a> )	-	50.7	-	nC
Q <sub>gs</sub>	Gate source charge		-	7.8	-	nC
Q <sub>gd</sub>	Gate drain charge		-	34.2	-	nC

**Notes:**

<sup>(1)</sup>C<sub>o(tr)</sub> is defined as the constant equivalent capacitance giving the same charging time as C<sub>oss</sub> when V<sub>DS</sub> increases from 0 to 80% V<sub>DSS</sub>.

<sup>(2)</sup>C<sub>o(er)</sub> is defined as the constant equivalent capacitance giving the same stored energy as C<sub>oss</sub> when V<sub>DS</sub> increases from 0 to 80% V<sub>DSS</sub>.

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	$V_{DS} = 475 \text{ V}$ , $I_D = 9 \text{ A}$ , $R_G = 4.7 \Omega$ , $V_{GS} = 10 \text{ V}$ (see <a href="#">Figure 15: "Test circuit for resistive load switching times"</a> and <a href="#">Figure 20: "Switching time waveform"</a> )	-	23	-	ns
$t_r$	Rise time		-	23	-	ns
$t_{d(off)}$	Turn-off delay time		-	74	-	ns
$t_f$	Fall time		-	25.4	-	ns

Table 8: Source-drain diode







Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$I_{SD}$	Source-drain current		-		18	A
$I_{SDM}^{(1)}$	Source-drain current (pulsed)		-		72	A
$V_{SD}^{(2)}$	Forward on voltage	$I_{SD} = 18 \text{ A}$ , $V_{GS} = 0 \text{ V}$	-		1.5	V
$t_{rr}$	Reverse recovery time	$I_{SD} = 9 \text{ A}$ , $di/dt = 100 \text{ A}/\mu\text{s}$ , $V_{DD} = 60 \text{ V}$ (see <a href="#">Figure 17: "Test circuit for inductive load switching and diode recovery times"</a> )	-	150		ns
$Q_{rr}$	Reverse recovery charge		-	1		$\mu\text{C}$
$I_{RRM}$	Reverse recovery current		-	13.5		A
$t_{rr}$	Reverse recovery time	$I_{SD} = 9 \text{ A}$ , $di/dt = 100 \text{ A}/\mu\text{s}$ , $V_{DD} = 60 \text{ V}$ , $T_j = 150 \text{ }^\circ\text{C}$ (see <a href="#">Figure 17: "Test circuit for inductive load switching and diode recovery times"</a> )	-	264		ns
$Q_{rr}$	Reverse recovery charge		-	2.9		$\mu\text{C}$
$I_{RRM}$	Reverse recovery current		-	22		A

**Notes:**

(1) Pulse width limited by safe operating area







(2) Pulsed: pulse duration = 300  $\mu\text{s}$ , duty cycle 1.5%.

### 2.1 Electrical characteristics (curves)




Prerelease product(s)





Prerelease product(s)

Figure 14: Maximum avalanche energy vs starting  $T_J$




Prerelease product(s)




### 3 Test circuits

**Figure 15: Test circuit for resistive load switching times**




AM01468v1

**Figure 16: Test circuit for gate charge behavior**




AM01469v1

**Figure 17: Test circuit for inductive load switching and diode recovery times**




AM01470v1

**Figure 18: Unclamped inductive load test circuit**




AM01471v1

**Figure 19: Unclamped inductive waveform**



AM01472v1

**Figure 20: Switching time waveform**



AM01473v1


Prerelease product(s)

## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK® is an ST trademark.

### 4.1 D<sup>2</sup>PAK (TO-263) type A2 package information

Figure 21: D<sup>2</sup>PAK (TO-263) type A2 package outline




Prerelease product(s)

Table 9: D<sup>2</sup>PAK (TO-263) type A2 package mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A	4.40		4.60
A1	0.03		0.23
b	0.70		0.93
b2	1.14		1.70
c	0.45		0.60
c2	1.23		1.36
D	8.95		9.35
D1	7.50	7.75	8.00
D2	1.10	1.30	1.50
E	10.00		10.40
E1	8.70	8.90	9.10
E2	7.30	7.50	7.70
e		2.54	
e1	4.88		5.28
H	15.00		15.85
J1	2.49		2.69
L	2.29		2.79
L1	1.27		1.40
L2	1.30		1.75
R		0.40	
V2	0°		8°


Figure 22: D<sup>2</sup>PAK (TO-263) recommended footprint (dimensions are in mm)



Prerelease product(s)


### 4.2 D<sup>2</sup>PAK (TO-263) packing information

Figure 23: D<sup>2</sup>PAK tape outline



Prerelease product(s)

Figure 24: D<sup>2</sup>PAK reel outline



AM06038v1

Table 10: D<sup>2</sup>PAK tape and reel mechanical data

Tape			Reel		
Dim.	mm		Dim.	mm	
	Min.	Max.		Min.	Max.
A0	10.5	10.7	A		330
B0	15.7	15.9	B	1.5	
D	1.5	1.6	C	12.8	13.2
D1	1.59	1.61	D	20.2	
E	1.65	1.85	G	24.4	26.4
F	11.4	11.6	N	100	
K0	4.8	5.0	T		30.4
P0	3.9	4.1			
P1	11.9	12.1	Base quantity		1000
P2	1.9	2.1	Bulk quantity		1000
R	50				
T	0.25	0.35			
W	23.7	24.3			

Prerelease product(s)

## 5 Revision history

Table 11: Document revision history

Date	Revision	Changes
01-Dec-2017	1	Initial release

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics – All rights reserved

Prerelease product(s)