


Trench gate field-stop, 650 V, 10 A, low-loss M series IGBT die in D7 packing



Features

- 6 μ s of short-circuit withstand time
- Low $V_{CE(sat)} = 1.55$ V (typ.) @ $I_C = 10$ A
- Positive $V_{CE(sat)}$ temperature coefficient
- Tight parameter distribution
- Maximum junction temperature: $T_J = 175$ °C

Applications

- Motor control
- UPS
- Solar
- General-purpose inverter

Description

This device is an IGBT developed using an advanced proprietary trench gate field-stop structure. The device is part of the M series IGBTs, which represent an optimal balance between inverter system performance and efficiency where the low-loss and the short-circuit functionality is essential. Furthermore, the positive $V_{CE(sat)}$ temperature coefficient and the tight parameter distribution result in safer paralleling operation.



Product status link

[STG10M65F2D7](#)

Product summary

Order code	STG10M65F2D7
V_{CE}	650 V
I_{CN}	10 A
Die size	2.59 x 2.59 mm ²
Packing	D7

1 Mechanical parameters

Table 1. Mechanical parameters

Symbol		Value	Unit
Die size including scribe line		2.59 x 2.59	mm ²
Wafer size		200	mm
Maximum possible dice per wafer		4240	dice
Die thickness		70	µm
Front-side passivation		Silicon nitride	
Emitter pad size		1.92 x 1.92	mm ²
Gate pad size		0.45 x 0.45	mm ²
Front-side metallization	Composition	AlSiCu	
	Thickness	4.5	µm
Back-side metallization	Composition	Al/Ti/NiV/Ag	
	Thickness	0.65	µm
Die bond		Electrically conductive glue or soft solder	
Recommended wire bonding		≤500	µm

2 Electrical ratings

2.1 Absolute maximum ratings

Table 2. Absolute maximum ratings ($T_J = 25\text{ °C}$ unless otherwise specified)

Symbol	Parameter	Value	Unit	
V_{CES}	Collector-emitter voltage ($V_{GE} = 0\text{ V}$)	650	V	
V_{GE}	Gate-emitter voltage	± 20	V	
$I_{CN}^{(1)}$	Continuous collector current at $T = 100\text{ °C}$	10	A	
$I_{CP}^{(2) (1)}$	Pulsed collector current	30	A	
$t_{SC}^{(3)}$	Short -circuit withstand time	$V_{CC} = 400\text{ V}$, $V_{GE} = 13\text{ V}$, $V_{CE(peak)} \leq 650\text{ V}$, $T_{Jstart} \leq 150\text{ °C}$	10	μs
		$V_{CC} = 400\text{ V}$, $V_{GE} = 15\text{ V}$, $V_{CE(peak)} \leq 650\text{ V}$, $T_{Jstart} \leq 150\text{ °C}$	6	μs
T_J	Operating junction temperature range	-55 to 175	$^{\circ}\text{C}$	

1. Nominal collector current for die packaged in ST discrete solution. Current level depends on the assembly thermal properties and is limited by maximum junction temperature.
2. Pulse width is limited by maximum junction temperature.
3. Defined by design, not subject to production test.

2.2 Electrical characteristics

Table 3. Static characteristics (tested on wafer unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)CES}$	Collector-emitter breakdown voltage	$I_C = 2 \text{ mA}$, $V_{GE} = 0 \text{ V}$	650			V
$V_{CE(sat)}$	Collector-emitter saturation voltage	$V_{GE} = 15 \text{ V}$, $I_C = 10 \text{ A}$			2	V
$V_{GE(th)}$	Gate threshold voltage	$V_{CE} = V_{GE}$, $I_C = 500 \mu\text{A}$	5	6	7	V
I_{CES}	Collector cut-off current	$V_{GE} = 0 \text{ V}$, $V_{CE} = 650 \text{ V}$			25	μA
I_{GES}	Gate-emitter leakage current	$V_{CE} = 0 \text{ V}$, $V_{GE} = \pm 20 \text{ V}$			250	μA

Table 4. Electrical characteristics (not tested at chip level, verified by design/characterization)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{CE(sat)}$	Collector-emitter saturation voltage	$V_{GE} = 15 \text{ V}$, $I_C = 10 \text{ A}$	-	1.55	2.00	V
		$V_{GE} = 15 \text{ V}$, $I_C = 10 \text{ A}$, $T_J = 175 \text{ }^\circ\text{C}$	-	2.1		V
C_{ies}	Input capacitance	$V_{CE} = 25 \text{ V}$, $f = 1 \text{ MHz}$, $V_{GE} = 0 \text{ V}$	-	840		pF
C_{oes}	Output capacitance		-	63		pF
C_{res}	Reverse transfer capacitance		-	16		pF
Q_g	Total gate charge	$V_{CC} = 520 \text{ V}$, $I_C = 10 \text{ A}$, $V_{GE} = 0 \text{ to } 15 \text{ V}$	-	28		nC
Q_{ge}	Gate emitter charge			6		nC
Q_{gc}	Gate collector charge			12		nC


Table 5. Switching characteristics on inductive load

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	$V_{CC} = 400 \text{ V}$, $I_C = 10 \text{ A}$, $V_{GE} = 15 \text{ V}$, $R_G = 22 \Omega$	-	19	-	ns
t_r	Current rise time		-	7.4	-	ns
$t_{d(off)}$	Turn-off-delay time		-	91	-	ns
t_f	Current fall time		-	92	-	ns
$E_{off}^{(1)}$	Turn-off switching energy		-	0.27	-	mJ
$t_{d(on)}$	Turn-on delay time	$V_{CC} = 400 \text{ V}$, $I_C = 10 \text{ A}$, $V_{GE} = 15 \text{ V}$, $R_G = 22 \Omega$, $T_J = 175 \text{ }^\circ\text{C}$	-	18	-	ns
t_r	Current rise time		-	9	-	ns
$t_{d(off)}$	Turn-off-delay time		-	90	-	ns
t_f	Current fall time		-	170	-	ns
$E_{off}^{(1)}$	Turn-off switching energy		-	0.40	-	mJ

1. Including the tail of the collector current.

Note: The aforementioned values are not tested at chip level and are strongly dependent on the package/module design and the mounting technology. Refer to STGP10M65DF2 datasheet for further information.

3 Die layout


Figure 1. Die drawing (dimensions are in mm)


GADG160720191040SA

Table 6. Die delivery

Package option	Description	Details
D7	Wafer (200 mm) tested, inked, cut on sticky foil on 10.8" (276 mm) ring (see Figure 2. D7 drawing and die orientation)	Wafer (200 mm) is held by ring protected by two carton shells, inside a plastic envelope sealed under vacuum. Maximum number of wafers for each package is 5, weight is about 3.7 kg.

Figure 2. D7 drawing and die orientation



Picture not in scale, used for demonstration purposes

GADG280320181118IG

4 Additional information

4.1 Additional testing and screening

For customers requiring product supplied as known good die (KGD) or requiring specific die level testing (i.e. for dynamic and switching characterization), please contact the local ST sales office.

If KGD is requested, the shipping delivery is D8.

4.2 Shipping

Several shipping options are offered, consult the local ST sales office for availability:

- Die on film sticky foil - suffix on sales type D7
- Carrier tape - suffix on sales type D8

4.3 Handling

- Products must be handled only at ESD safe workstations. Standard ESD precautions and safe work environments are as defined in MIL-HDBK-263.
- Products must be handled only in a class 1000 or better-designated clean room environment.
- Singular die are not to be handled with tweezers. A vacuum wand with a non-metallic ESD protected tip should be used.

4.4 Wafer/die storage

Once the packaging is opened, the wafer must be stored in a dry, inert atmosphere, such as nitrogen.

Optimum temperature for storage is $18\text{ °C} \pm 2\text{ °C}$ with as few variations as possible to avoid parasitic polymerization of the adhesive. Sawn wafers must be processed within 12 weeks after receipt by customer.

After the customer opens the package, the customer is responsible for the products.

Revision history

Table 7. Document revision history

Date	Version	Changes
23-Jan-2015	1	Initial release.
13-Sep-2019	2	<p>Modified schematic, features, description and applications on cover page.</p> <p>Modified Table 2. Absolute maximum ratings ($T_J = 25\text{ °C}$ unless otherwise specified) , Table 3. Static characteristics (tested on wafer unless otherwise specified), Table 4. Electrical characteristics (not tested at chip level, verified by design/characterization) and Table 5. Switching characteristics on inductive load.</p> <p>Modified Figure 1. Die drawing (dimensions are in mm) and Figure 2. D7 drawing and die orientation.</p> <p>Minor text changes.</p>

Contents

1	Mechanical parameters	2
2	Electrical ratings	3
2.1	Absolute maximum ratings	3
2.2	Electrical characteristics	4
3	Die layout	5
4	Additional information	7
4.1	Additional testing and screening	7
4.2	Shipping	7
4.3	Handling	7
4.4	Wafer/die storage	7
	Revision history	8

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2019 STMicroelectronics – All rights reserved