


1200 V, 25 A trench gate field-stop H series IGBT die in D7 packing

Datasheet - target specification



Description

This die is an IGBT developed using an advanced proprietary trench gate and field-stop structure. This device is a part of the H2 series IGBTs.

Features

- 5 μ s of short-circuit withstand time
- Low $V_{CE(sat)} = 2.1$ V (typ.) at $I_C = 25$ A
- Tight parameter distribution
- Low switching-off losses
- Safer paralleling

Applications

- Welding
- UPS
- Industrial drives
- Photovoltaic inverter

Table 1. Device summary

Order code	V_{CE}	I_{CN}	Die size	Packing
STG25H120F2D7	1200 V	25 A	6.00 x 4.59 mm ²	D7

Contents

1	Mechanical parameters	3
2	Electrical ratings	4
3	Chip layout	6
4	Additional information	8
4.1	Additional testing and screening	8
4.2	Shipping	8
4.3	Handling	8
4.4	Wafer/die storage	8
5	Revision history	9

1 Mechanical parameters

Table 2. Mechanical parameters

Parameter	Value	Unit
Die size	6.00 x 4.59	mm ²
Wafer size	200	mm
Die thickness	110	μm
Maximum possible dice per wafer	954	dice
Front side passivation	Silicone nitride	
Emitter pad size(x2)	4.973 x 1.645	mm ²
Gate pad size	0.450 x 0.468	mm ²
Front side metallization	composition	AlSiCu
	thickness	4.5
Back side metallization	composition	Al/Ti/NiV/Ag
	thickness	0.65
Die bond	Electrically conductive glue or soft solder	
Recommended wire bonding	≤ 500	μm

2 Electrical ratings

Table 3. Absolute maximum ratings ($T_J = 25\text{ °C}$, unless otherwise specified)

Symbol	Parameter	Value	Unit
V_{CES}	Collector-emitter voltage ($V_{GE} = 0$)	1200	V
V_{GE}	Gate-emitter voltage	± 20	V
I_C	Continuous collector current limited by T_{Jmax}	25 ⁽¹⁾	A
I_{CP} ⁽¹⁾⁽²⁾	Pulsed collector current, T_p limited by T_{Jmax}	75	A
t_{SC} ⁽³⁾	Short circuit with stand time $V_{CC} = 600\text{ V}, V_{GE} = 15\text{ V}, T_{Jstart} \leq 150\text{ °C}$	5	μs
T_j	Operating junction temperature	- 55 to 175	$^{\circ}\text{C}$

1. Depending on thermal properties of assembly.
2. Pulse width limited by maximum junction temperature.
3. Not tested at chip level, verified by design/characterization.

Table 4. Static characteristics (tested on wafer unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{BR(CES)}$	Collector-emitter breakdown voltage	$I_C = 1\text{ mA}, V_{GE} = 0\text{ V}$	1200			V
$V_{CE(sat)}$	Collector-emitter saturation voltage	$V_{GE} = 25\text{ V}, I_C = 15\text{ A}$			2.6	V
$V_{GE(th)}$	Gate threshold voltage	$V_{CE} = V_{GE}, I_C = 500\mu\text{A}$	5	6	7	V
I_{GES}	Gate-emitter leakage current	$V_{GE} = \pm 20\text{ V}, V_{CE} = 0\text{ V}$			± 250	nA
I_{CES}	Collector cut-off current	$V_{CE} = 1200\text{ V}, V_{GE} = 0$			25	μA

Table 5. Electrical characteristics ⁽¹⁾
(not tested at chip level, verified by design/characterization)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{CE(sat)}$	Collector-emitter saturation voltage	$V_{GE} = 15\text{ V}, I_C = 25\text{ A}$	-	2.1	2.6	V
		$V_{GE} = 15\text{ V}, I_C = 25\text{ A}$ $T_J = 175^\circ\text{C}$	-	2.4		V
C_{ies}	Input capacitance	$V_{CE} = 25\text{ V}, f = 1\text{ Mhz}$ $V_{GE} = 0\text{ V}$	-	2010		pF
C_{oes}	Output capacitance		-	145		pF
C_{res}	Reverse transfer capacitive		-	49.3		pF
Q_g	Total gate charge	$V_{CC} = 960\text{ V}, I_C = 25\text{ A},$ $V_{GE} = 15\text{ V}$	-	100		nC
Q_{ge}	Gate emitter charge		-	11		nC
Q_{gc}	Gate collector charge		-	52		nC

1. Value are referred to packaged device STGW25H120DF2 with specific test circuit.

Table 6. Switching characteristics ⁽¹⁾ on inductive load
(not tested at chip level, verified by design/characterization)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	$V_{CC} = 600\text{ V}, I_C = 25\text{ A},$ $V_{GE} = 15\text{ V}, R_G = 10\ \Omega$ $T_J = 25^\circ\text{C}$	-	29	-	ns
t_r	Current rise time		-	11.5	-	ns
$t_{d(off)}$	Turn-off delay time		-	130	-	ns
t_f	Fall time		-	106	-	ns
E_{off}	Switching off energy		-	710	-	μJ
$t_{d(on)}$	Turn-on delay time	$V_{CC} = 600\text{ V}, I_C = 25\text{ A},$ $V_{GE} = 15\text{ V}, R_G = 10\ \Omega$ $T_J = 175^\circ\text{C}$	-	27.4	-	ns
t_r	Current rise time		-	13.4	-	ns
$t_{d(off)}$	Turn-off delay time		-	139	-	ns
t_f	Fall time		-	200	-	ns
E_{off}	Switching off energy		-	1671	-	μJ

1. Values are strongly dependent on package/module design and mounting technology. These value are referred to the characterization for the device STGW25H120DF2 with specific test circuit. Refer to STGW25H120DF2 datasheet for more information.

3 Chip layout

Figure 1. Die drawing and dimensions^(a)




Table 7. Die delivery

Package option	Description	Details
D7	Wafer (8 inches) tested, inked, cut on sticky foil on 10.8" (276 mm) ring (see Figure 2)	Wafer (8 inches) is held by ring protected by two carton shells, inside a plastic envelope sealed under vacuum. Maximum number of wafers for each package is 5, weight is about 3.7 Kg.

a. Dimensions are in mm.

Figure 2. D7 drawing





Figure 3. Die orientation



4 Additional information

4.1 Additional testing and screening

For customers requiring products supplied as known good die (KGD) or requiring specific die level testing, please contact the local ST sales office.

4.2 Shipping

Several shipping options are offered, consult the local ST sales office for availability:

- Die on film sticky foil - suffix on sales type D7
- Carrier tape - suffix on sales type D8+KGD

4.3 Handling

- Products must be handled only at ESD safe workstations. Standard ESD precautions and safe work environments are as defined in MIL-HDBK-263.
- Products must be handled only in a class 1000 or better-designated clean room environment.
- Singular dice are not to be handled with tweezers. A vacuum wand with a non-metallic ESD protected tip should be used.

4.4 Wafer/die storage

Once opened, the wafer must be stored in a dry, inert atmosphere, such as nitrogen. Optimum temperature for storage is $18\text{ °C} \pm 2\text{ °C}$ with as few variations as possible to avoid parasitic polymerization of the adhesive. Sawn wafers must be processed within 12 weeks after receipt by customer.

After the customer opens the package, the customer is responsible for the products.

5 Revision history

Table 8. Document revision history

Date	Revision	Changes
08-May-2015	1	Initial release.

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics – All rights reserved