


Trench gate field-stop 1200 V, 40 A low loss M series IGBT die in D7 packing



Features

- Low $V_{CE(sat)} = 1.85$ V (typ.) @ $I_C = 40$ A
- 10 μ s of short-circuit withstand time
- Minimized tail current
- Tight parameter distribution
- Positive $V_{CE(sat)}$ temperature coefficient

Applications

- Industrial motor control
- Motor drives
- Power supplies and converters
- Solar inverters (string and central)

Description

This device is an IGBT developed using an advanced proprietary trench gate field-stop structure. The device is part of the M series IGBTs, which represent an optimal balance between inverter system performance and efficiency where the low-loss and the short-circuit functionality is essential. Furthermore, the positive $V_{CE(sat)}$ temperature coefficient and the tight parameter distribution result in safer paralleling operation.



Product status link

[STG40M120F3D7](#)

Product summary

Order code	STG40M120F3D7
V_{CE}	1200 V
I_{CN}	40 A
Die size	6.11 x 6.80 mm
Packing	D7

1 Mechanical parameters

Table 1. Mechanical parameters

Symbol	Value	Unit
Die size including scribe line	6.11 x 6.80	mm
Wafer size	200	mm
Maximum possible dice per wafer	644	dice
Die thickness	110	µm
Front side passivation	Silicon nitride	
Emitter pad size	See Die drawing (dimensions are in mm)	
Gate pad size	0.819 x 1.200	mm
Front side metallization	composition	AlCu
	thickness	4.5 µm
Back side metallization	composition	Al/Ti/NiV/Ag
	thickness	0.65 µm
Die bond	Electrically conductive glue or soft solder	
Recommended wire bonding	≤500	µm

2 Electrical ratings

$T_J = 25\text{ °C}$ unless otherwise specified.

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{CES}	Collector-emitter voltage ($V_{GE} = 0\text{ V}$)	1200	V
V_{GE}	Gate-emitter voltage	± 20	V
$I_{CN}^{(1)}$	Continuous collector current at $T = 100\text{ °C}$	40	A
$I_{CP}^{(1)(2)}$	Pulsed collector current	120	A
$t_{SC}^{(3)}$	Short circuit withstand time ($V_{CC} = 600\text{ V}$, $V_{GE} = 15\text{ V}$, $V_{CE}(\text{peak}) \leq 1200\text{ V}$, $T_{Jstart} \leq 150\text{ °C}$)	10	μs
T_J	Operating junction temperature range	-55 to 175	$^{\circ}\text{C}$

1. Nominal collector current for die packaged in ST discrete solution. Current level depends on the assembly thermal properties and is limited by maximum junction temperature.
2. Pulse width is limited by maximum junction temperature. Specified by design, not tested in production.
3. Evaluated by characterization, not tested in production.

3 Electrical characteristics

Table 3. Static characteristics (tested on wafer unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)CES}$	Collector-emitter breakdown voltage	$I_C = 1 \text{ mA}$, $V_{GE} = 0 \text{ V}$	1200			V
$V_{CE(sat)}$	Collector-emitter saturation voltage	$V_{GE} = 15 \text{ V}$, $I_C = 15 \text{ A}$			1.8	V
$V_{GE(th)}$	Gate threshold voltage	$V_{CE} = V_{GE}$, $I_C = 2 \text{ mA}$	5	6	7	V
I_{CES}	Collector cut-off current	$V_{GE} = 0 \text{ V}$, $V_{CE} = 1200 \text{ V}$			25	μA
I_{GES}	Gate-emitter leakage current	$V_{CE} = 0 \text{ V}$, $V_{GE} = \pm 20 \text{ V}$			± 250	nA

Table 4. Electrical characteristics (specified by design and evaluated by characterization, not tested at chip level)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{CE(sat)}$	Collector-emitter saturation voltage	$V_{GE} = 15 \text{ V}$, $I_C = 40 \text{ A}$	-	1.85	2.30	V
		$V_{GE} = 15 \text{ V}$, $I_C = 40 \text{ A}$, $T_J = 175 \text{ }^\circ\text{C}$	-	2.3		V
C_{ies}	Input capacitance	$V_{CE} = 25 \text{ V}$, $f = 1 \text{ MHz}$, $V_{GE} = 0 \text{ V}$	-	2500		pF
C_{oes}	Output capacitance		-	275		pF
C_{res}	Reverse transfer capacitance		-	95		pF
Q_g	Total gate charge	$V_{CC} = 960 \text{ V}$, $I_C = 40 \text{ A}$, $V_{GE} = 0 \text{ to } 15 \text{ V}$	-	125		nC
Q_{ge}	Gate-emitter charge		-	15		nC
Q_{gc}	Gate-collector charge		-	75		nC

Table 5. Switching characteristics on inductive load (specified by design and evaluated by characterization, not tested at chip level)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	$V_{CC} = 600 \text{ V}$, $I_C = 40 \text{ A}$, $V_{GE} = \pm 15 \text{ V}$, $R_G = 10 \text{ } \Omega$	-	35	-	ns
t_r	Current rise time		-	15	-	ns
$t_{d(off)}$	Turn-off-delay time		-	140	-	ns
t_f	Current fall time		-	135	-	ns
$E_{off}^{(1)}$	Turn-off switching energy		-	2.25	-	mJ
$t_{d(on)}$	Turn-on delay time	$V_{CC} = 600 \text{ V}$, $I_C = 40 \text{ A}$, $V_{GE} = \pm 15 \text{ V}$, $R_G = 10 \text{ } \Omega$, $T_J = 175 \text{ }^\circ\text{C}$	-	35	-	ns
t_r	Current rise time		-	18	-	ns
$t_{d(off)}$	Turn-off-delay time		-	150	-	ns
t_f	Current fall time		-	240	-	ns
$E_{off}^{(1)}$	Turn-off switching energy		-	3.45	-	mJ

1. Including the tail of the collector current.

Note: The aforementioned values are not tested at chip level and are strongly dependent on the package/module design and the mounting technology.

4 Die layout

Figure 1. Die drawing (dimensions are in mm)





Table 6. Die delivery

Package option	Description	Details
D7	Wafer tested, inked, cut on sticky foil on 10.8" (276 mm) ring (see Figure 2. D7 drawing and die orientation)	Wafer is held by ring protected by two carton shells, inside a plastic envelope sealed under vacuum. Maximum number of wafers for each package is 5, weight is about 3.7 Kg.

Figure 2. D7 drawing and die orientation



Demonstrating picture, not in scale

GADG091120171146SA

5 Additional information

5.1 Additional testing and screening

For customers requiring product supplied as known good die (KGD) or requiring specific die level testing (that is for dynamic and switching characterization), please contact the local ST sales office.

If KGD is requested, the shipping delivery is D8.

5.2 Shipping

Several shipping options are offered. Consult the local ST sales office for availability:

- Die on film-sticky foil - suffix on sales type D7
- Carrier tape - suffix on sales type D8

5.3 Handling

- Products must be handled only at ESD safe workstations. Standard ESD precautions and safe work environments are as defined in MIL-HDBK-263.
- Products must be handled only in a class 1000 or better-designated clean room environment.
- Singular die is not to be handled with tweezers. A vacuum wand with a nonmetallic ESD protected tip should be used.

5.4 Wafer/die storage

Once the packaging is opened, the wafer must be stored in a dry, inert atmosphere, such as nitrogen.

Optimum temperature for storage is $18\text{ °C} \pm 2\text{ °C}$ with as few variations as possible to avoid parasitic polymerization of the adhesive. Sawn wafers must be processed within 12 weeks after receipt by the customer.

After the customer opens the package, the customer is responsible for the products.

Revision history

Table 7. Document revision history

Date	Revision	Changes
23-Apr-2015	1	Initial release.
20-Sep-2017	2	<p>Modified title, features and description.</p> <p>Modified <i>Table 2: "Mechanical parameters"</i>, <i>Table 3: "Absolute maximum ratings ($T_J = 25\text{ °C}$ unless otherwise specified)"</i>, <i>Table 4: "Static characteristics (tested on wafer unless otherwise specified)"</i>, <i>Table 5: "Electrical characteristics (not tested at chip level, verified by design/characterization)"</i> and <i>Table 6: "Switching characteristics on inductive load (not tested at chip level, verified by design/characterization)"</i>.</p> <p>Modified <i>Figure 1: "Die drawing (dimensions are in mm)"</i> and <i>Figure 2: "D7 drawing and die orientation"</i>.</p> <p>Minor text changes.</p>
21-Feb-2022	3	<p>Updated title and <i>Device summary</i> on cover page.</p> <p>Updated Section 1 Mechanical parameters.</p> <p>Updated Figure 1. Die drawing (dimensions are in mm) and Figure 2. D7 drawing and die orientation.</p> <p>Minor text changes.</p>

Contents

1	Mechanical parameters	2
2	Electrical ratings	3
3	Electrical characteristics	4
4	Die layout	5
5	Additional information	7
5.1	Additional testing and screening	7
5.2	Shipping	7
5.3	Handling	7
5.4	Wafer/die storage	7
	Revision history	8

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2022 STMicroelectronics – All rights reserved