


N-channel 600 V, 0.20 Ω typ., 16 A MDmesh™ II Power MOSFET in I²PAK package

Features



Order code	V _{DS} @ T _{jmax.}	R _{DS(on)max.}	I _D
STI22NM60N	650 V	0.22 Ω	16 A


- 100% avalanche tested
- Low input capacitance and gate charge
- Low gate input resistance

Applications

- Switching applications

Description

This device is an N-channel Power MOSFET developed using the second generation of MDmesh™ technology. This revolutionary Power MOSFET associates a vertical structure to the company's strip layout to yield one of the world's lowest on-resistance and gate charge. It is therefore suitable for the most demanding high efficiency converters.



Product status	
STI22NM60N	
Product summary	
Order code	STI22NM60N
Marking	22NM60N
Package	I ² PAK
Packing	Tube

1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{GS}	Gate-source voltage	± 30	V
I_D	Drain current (continuous) at $T_C = 25^\circ\text{C}$	16	A
I_D	Drain current (continuous) at $T_C = 100^\circ\text{C}$	10	A
$I_{DM}^{(1)}$	Drain current (pulsed)	64	A
P_{TOT}	Total dissipation at $T_C = 25^\circ\text{C}$	125	W
$dv/dt^{(2)}$	Peak diode recovery voltage slope	15	V/ns
T_j	Operating junction temperature range	-55 to 150	$^\circ\text{C}$
T_{stg}	Storage temperature range		

1. Pulse width limited by safe operating area.
 2. $I_{SD} \leq 16 \text{ A}$, $di/dt \leq 400 \text{ A}/\mu\text{s}$, $V_{DSpeak} \leq V_{(BR)DSS}$, $V_{DD} = 80\% V_{(BR)DSS}$.

Table 2. Thermal data

Symbol	Parameter	Value	Unit
$R_{thj-case}$	Thermal resistance junction-case	1	$^\circ\text{C}/\text{W}$
$R_{thj-amb}$	Thermal resistance junction-ambient	62.5	$^\circ\text{C}/\text{W}$

Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I_{AR}	Avalanche current, repetitive or not-repetitive (pulse width limited by T_j Max)	6	A
E_{AS}	Single pulse avalanche energy (starting $T_j = 25^\circ\text{C}$, $I_D = I_{AR}$, $V_{DD} = 50 \text{ V}$)	300	mJ

2 Electrical characteristics

($T_{CASE} = 25^\circ\text{C}$ unless otherwise specified)

Table 4. On/off states

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source Breakdown voltage	$I_D = 1 \text{ mA}, V_{GS} = 0 \text{ V}$	600			V
I_{DSS}	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V}$		1		μA
		$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V}$ $T_C = 125^\circ\text{C}^{(1)}$		100		μA
I_{GSS}	Gate body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 25 \text{ V}$			100	nA
$V_{GS(\text{th})}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	2	3	4	V
$R_{DS(\text{on})}$	Static drain-source on resistance	$V_{GS} = 10 \text{ V}, I_D = 8 \text{ A}$		0.20	0.22	Ω

1. Defined by design, not subject to production test.

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
C_{iss}	Input capacitance	$V_{DS} = 50 \text{ V}, f = 1 \text{ MHz},$ $V_{GS} = 0 \text{ V}$		1330		
C_{oss}	Output capacitance		-	84	-	pF
C_{rss}	Reverse transfer capacitance			4.6		
$C_{oss \text{ eq.}}^{(1)}$	Equivalent output capacitance	$V_{DS} = 0 \text{ to } 480 \text{ V}, V_{GS} = 0 \text{ V}$	-	181	-	pF
R_g	Gate input resistance	$f = 1 \text{ MHz}$ open drain	-	4.7	-	Ω
Q_g	Total gate charge	$V_{DD} = 480 \text{ V}, I_D = 16 \text{ A},$ $V_{GS} = 0 \text{ to } 10 \text{ V}$ (see Figure 13. Test circuit for gate charge behavior)		44	-	
Q_{gs}	Gate-source charge		-	6	-	nC
Q_{gd}	Gate-drain charge			25		

1. $C_{oss \text{ eq.}}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS} .

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 300 \text{ V}, I_D = 8 \text{ A},$ $R_G = 4.7 \Omega, V_{GS} = 10 \text{ V}$ (see Figure 12. Test circuit for resistive load switching times and Figure 17. Switching time waveform)		11		
$t_{r(v)}$	Voltage rise time			18		
$t_{d(off)}$	Turn-off delay time		-	74	-	ns
$t_{f(i)}$	Fall time			38		

Table 7. Source drain diode

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I_{SD}	Source-drain current	$I_{SD} = 16 \text{ A}, V_{GS} = 0 \text{ V}$	-	16	64	A
$I_{SDM}^{(1)}$	Source-drain current (pulsed)					
$V_{SD}^{(2)}$	Forward on voltage	$I_{SD} = 16 \text{ A}, V_{GS} = 0 \text{ V}$	-		1.6	V
t_{rr}	Reverse recovery time	$I_{SD} = 16 \text{ A}, dI/dt = 100 \text{ V}/\mu\text{s}$	-	296	ns	μC
Q_{rr}	Reverse recovery charge	$V_{DD} = 60 \text{ V}$ (see Figure 14. Test circuit for inductive load switching and diode recovery times)		4		
I_{RRM}	Reverse recovery current			26.8		
t_{rr}	Reverse recovery time	$I_{SD} = 16 \text{ A}, dI/dt = 100 \text{ A}/\mu\text{s}$	-	350	ns	μC
Q_{rr}	Reverse recovery charge	$V_{DD} = 60 \text{ V}$ (see Figure 14. Test circuit for inductive load switching and diode recovery times)		4.7		
I_{RRM}	Reverse recovery current			27		

1. Pulse width limited by safe operating area.
2. Pulsed: pulse duration = 300 μs , duty cycle 1.5%.

Obsolete Product(s) - Obsolete Product(s)

2.1 Electrical characteristics curves

Figure 1. Safe operating area




Figure 2. Thermal impedance




Figure 3. Output characteristics




Figure 4. Transfer characteristics




Figure 5. Gate charge vs gate-source voltage




Figure 6. Static drain-source on resistance










Figure 7. Capacitance variations**Figure 8. Output capacitance stored energy****Figure 9. Normalized gate threshold voltage vs temperature****Figure 10. Normalized on resistance vs temperature****Figure 11. Normalized V_{(BR)DSS} vs temperature**


3 Test circuits

Figure 12. Test circuit for resistive load switching times




AM01468v1

Figure 13. Test circuit for gate charge behavior




AM01469v1

Figure 14. Test circuit for inductive load switching and diode recovery times




AM01470v1

Figure 15. Unclamped inductive load test circuit




AM01471v1

Figure 16. Unclamped inductive waveform



AM01472v1

Figure 17. Switching time waveform




AM01473v1

4**Package information**

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

Obsolete Product(s) - Obsolete Product(s)

4.1 I²PAK package informationFigure 18. I²PAK package outline

0004982_Rev_H

Table 8. I²PAK package mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A	4.40	-	4.60
A1	2.40	-	2.72
b	0.61	-	0.88
b1	1.14	-	1.70
c	0.49	-	0.70
c2	1.23	-	1.32
D	8.95	-	9.35
e	2.40	-	2.70
e1	4.95	-	5.15
E	10	-	10.40
L	13	-	14
L1	3.50	-	3.93
L2	1.27	-	1.40

Obsolete Product(s) - Obsolete Product(s)

Revision history

Table 9. Document revision history

Date	Revision	Changes
14-May-2018	1	First release. Part number previously included in datasheet DocID15853.

Obsolete Product(s) - Obsolete Product(s)

Contents

1	Electrical ratings	2
2	Electrical characteristics.....	3
2.1	Electrical characteristics curves	5
3	Test circuits	7
4	Package information.....	8
4.1	I ² PAK package information.....	8
	Revision history	11

Obsolete Product(s) - Obsolete Product(s)

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics – All rights reserved

Obsolete Product(s) - Obsolete Product(s)