



N-channel 60 V, 4.8 mΩ max., 96 A STripFET F7 Power MOSFET in a PowerFLAT 5x6 package


PowerFLAT 5x6


Features

Order code	V_{DS}	$R_{DS(on)}$ max.	I_D
STL130N6LF7	60 V	4.8 mΩ	96 A

- Among the lowest $R_{DS(on)}$ on the market
- Excellent FoM (figure of merit)
- Low C_{rSS}/C_{iSS} ratio for EMI immunity
- High avalanche ruggedness
- Logic level $V_{GS(th)}$

Application

- Switching applications

Description

This N-channel Power MOSFET utilizes STripFET F7 technology with an enhanced trench gate structure that results in very low on-state resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.



Product status link

[STL130N6LF7](#)

Product summary

Order code	STL130N6LF7
Marking	130N6LF7
Package	PowerFLAT 5x6
Packing	Tape and reel

1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{DS}	Drain-source voltage	60	V
V_{GS}	Gate-source voltage	± 20	V
$I_D^{(1)}$	Drain current (continuous) at $T_C = 25\text{ }^\circ\text{C}^{(2)}$	96	A
	Drain current (continuous) at $T_C = 100\text{ }^\circ\text{C}^{(2)}$	68	
$I_{DM}^{(1)(2)(3)}$	Drain current (pulsed)	384	A
P_{TOT}	Total power dissipation at $T_C = 25\text{ }^\circ\text{C}$	93	W
I_{AS}	Single pulse avalanche current (pulse width limited by maximum junction temperature)	40	A
E_{AS}	Single pulse avalanche energy (starting $T_J = 25\text{ }^\circ\text{C}$, $I_{AV} = 40\text{ A}$, $R_{Gmin.} = 25\text{ }\Omega$)	59	mJ
T_J	Operating junction temperature range	-55 to 175	$^\circ\text{C}$

1. Specified by design, not tested in production.
2. This is the theoretical current value only related to the silicon.
3. Pulse width is limited by safe operating area.

Table 2. Thermal data

Symbol	Parameter	Value	Unit
$R_{thJA}^{(1)}$	Thermal resistance, junction-to-ambient (on 2s2p FR-4 board vertical in still air)	15.9	$^\circ\text{C/W}$
R_{thJC}	Thermal resistance, junction-to-case	1.6	$^\circ\text{C/W}$

1. Defined according to JEDEC standards (JESD51-5, -7).

2 Electrical characteristics

($T_C = 25\text{ }^{\circ}\text{C}$ unless otherwise specified)

Table 3. On /off states

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$I_D = 1\text{ mA}$, $V_{GS} = 0\text{ V}$	60	-	-	V
I_{DSS}	Zero gate voltage drain current	$V_{GS} = 0\text{ V}$, $V_{DS} = 60\text{ V}$	-	-	1	μA
		$V_{GS} = 0\text{ V}$, $V_{DS} = 60\text{ V}$, $T_C = 125\text{ }^{\circ}\text{C}^{(1)}$	-	-	100	μA
I_{GSS}	Gate-body leakage current	$V_{GS} = 20\text{ V}$, $V_{DS} = 0\text{ V}$	-	-	100	nA
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250\text{ }\mu\text{A}$	1.2	-	2.5	V
$R_{DS(on)}$	Static drain-source on-resistance	$V_{GS} = 10\text{ V}$, $I_D = 40\text{ A}$	-	3.8	4.8	m Ω
		$V_{GS} = 4.5\text{ V}$, $I_D = 40\text{ A}$	-	5.7	7.8	

1. Specified by design and evaluated by characterization, not tested in production.

Table 4. Dynamic

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$C_{iss}^{(1)}$	Input capacitance	$V_{DS} = 30\text{ V}$, $f = 1\text{ MHz}$, $V_{GS} = 0\text{ V}$	-	1923	-	pF
$C_{oss}^{(1)}$	Output capacitance		-	842	-	pF
$C_{rss}^{(1)}$	Reverse transfer capacitance		-	45	-	pF
$R_g^{(1)}$	Intrinsic gate resistance		-	2	-	Ω
$Q_g^{(1)}$	Total gate charge	$V_{DD} = 30\text{ V}$, $I_D = 40\text{ A}$, $V_{GS} = 10\text{ V}$ (see the Figure 15. Typical gate charge characteristics)	-	36	-	nC
		$V_{DD} = 30\text{ V}$, $I_D = 40\text{ A}$, $V_{GS} = 4.5\text{ V}$ (see the Figure 15. Typical gate charge characteristics)	-	19	-	nC
$Q_{gs}^{(1)}$	Gate-source charge	$V_{DD} = 30\text{ V}$, $I_D = 40\text{ A}$, (see the Figure 15. Typical gate charge characteristics)	-	7.4	-	nC
$Q_{gd}^{(1)}$	Gate-drain charge	(see the Figure 15. Typical gate charge characteristics)	-	9.2	-	nC
$Q_{g(sync)}^{(1)}$	Total gate charge, sync. MOSFET	$I_D = 40\text{ A}$, $V_{GS} = 10\text{ V}$	-	29	-	nC
$Q_{oss}^{(1)}$	Output charge	$V_{DD} = 30\text{ V}$, $V_{GS} = 0\text{ V}$	-	37	-	nC

1. Specified by design and evaluated by characterization, not tested in production.

Table 5. Switching times

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}^{(1)}$	Turn-on delay time	$V_{DD} = 30\text{ V}$, $I_D = 40\text{ A}$, $R_G = 4.7\ \Omega$, $V_{GS} = 10\text{ V}$ (see the Figure 17. Test circuit for resistive load switching times and Figure 22. Switching time waveform)	-	9	-	ns
$t_r^{(1)}$	Rise time		-	4.6	-	ns
$t_{d(off)}^{(1)}$	Turn-off delay time		-	28.3	-	ns
$t_f^{(1)}$	Fall time		-	10	-	ns

1. Specified by design and evaluated by characterization, not tested in production.

Table 6. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$I_{SD}^{(1)(2)}$	Forward on current (continuous)		-	-	62.5	A
V_{SD}	Forward on voltage	$I_{SD} = 40\text{ A}$, $V_{GS} = 0\text{ V}$	-	-	1.2	V
$t_{rr}^{(1)}$	Reverse recovery time	$I_{SD} = 40\text{ A}$, $di/dt = 100\text{ A}/\mu\text{s}$ $V_{DD} = 48\text{ V}$ (see the Figure 19. Test circuit for inductive load switching and diode recovery times)	-	37	-	ns
$Q_{rr}^{(1)}$	Reverse recovery charge		-	21	-	nC
$I_{RRM}^{(1)}$	Reverse recovery current		-	1.1	-	A

1. Specified by design and evaluated by characterization, not tested in production.

2. This is the theoretical current value only related to the silicon.

2.1 Electrical characteristics (curves)







Figure 1. Safe operating area

Figure 2. Normalized transient thermal impedance

Figure 3. Total power dissipation

Figure 4. Drain current vs case temperature

Figure 5. Avalanche characteristics

Figure 6. Avalanche energy














Figure 7. Normalized on-resistance vs temperature

Figure 8. Normalized gate threshold voltage vs temperature

Figure 9. Typical reverse diode forward characteristics

Figure 10. Normalized $V_{(BR)DSS}$ vs temperature

Figure 11. Typical output characteristics

Figure 12. Typical transfer characteristics


Figure 13. Typical drain-source on-resistance

Figure 14. Typical on-resistance vs gate-source voltage

Figure 15. Typical gate charge characteristics

Figure 16. Typical capacitance characteristics



3 Test circuits

Figure 17. Test circuit for resistive load switching times



AM01468v1

Figure 18. Test circuit for gate charge behavior



AM01469v1

Figure 19. Test circuit for inductive load switching and diode recovery times



AM01470v1

Figure 20. Unclamped inductive load test circuit


AM01471v1

Figure 21. Unclamped inductive waveform


AM01472v1

Figure 22. Switching time waveform



AM01473v1

4 Package information

To meet environmental requirements, ST offers these devices in different grades of **ECOPACK** packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions, and product status are available at: www.st.com. ECOPACK is an ST trademark.

4.1 PowerFLAT 5x6 type B package information


Figure 23. PowerFLAT 5x6 type B package outline



Drawing_8472137_typeB rev5

Table 7. PowerFLAT 5x6 type B mechanical data


Dim.	mm		
	Min.	Typ.	Max.
A	0.90	0.95	1.00
A1		0.02	
b	0.35	0.40	0.45
b1		0.30	
c	0.21	0.25	0.34
D	4.80		5.10
D1	4.80	4.90	5.00
D2	4.01	4.21	4.31
e	1.17	1.27	1.37
E	5.90	6.00	6.10
E1	5.70	5.75	5.80
E2	3.54	3.64	3.74
E4	0.15	0.25	0.35
E5	0.26	0.36	0.46
H	0.51	0.61	0.71
K	0.95		
L	0.51	0.61	0.71
L1	0.06	0.13	0.20
L2			0.10
P	1.00	1.10	1.20
θ	8°	10°	12°

Figure 24. PowerFLAT 5x6 recommended footprint (dimensions are in mm)


Footprint_8472137_typeB rev5

4.2 PowerFLAT 5x6 packing information

Figure 25. PowerFLAT 5x6 tape (dimensions are in mm)



8234350_Tape_rev_C

Figure 26. PowerFLAT 5x6 package orientation in carrier tape

Pin 1 identification






Figure 27. PowerFLAT 5x6 reel



8234350_Reel_rev_C

4.3 PowerFLAT 5x6 marking information

Figure 28. PowerFLAT 5x6 marking information



Note: *Engineering Samples: these samples can be clearly identified by a dedicated special symbol in the marking of each unit. These samples are intended to be used for electrical compatibility evaluation only; usage for any other purpose may be agreed only upon written authorization by ST. ST is not liable for any customer usage in production and/or in reliability qualification trials.*

Commercial Samples: fully qualified parts from ST standard production with no usage restrictions.

Contents

1	Electrical ratings	2
2	Electrical characteristics.....	3
2.1	Electrical characteristics (curves)	5
3	Test circuits	8
4	Package information.....	9
4.1	PowerFLAT 5x6 type B package information.....	9
4.2	PowerFLAT 5x6 packing information	11
4.3	PowerFLAT 5x6 marking information	12
	Revision history	14

Revision history

Table 8. Document revision history

Date	Version	Changes
08-Oct-2018	1	First release.
22-Jan-2025	2	Added <i>Section 2.1: Electrical characteristics (curves)</i> . Updated Title and <i>Section Features</i> on cover page. Updated <i>Table 1. Absolute maximum ratings</i> , <i>Table 2. Thermal data</i> , <i>Table 3. On /off states</i> , <i>Table 4. Dynamic</i> , <i>Table 5. Switching times</i> , <i>Table 6. Source-drain diode</i> and <i>Section 4: Package information</i> .
25-Feb-2025	3	Updated <i>Figure 5. Avalanche characteristics</i> and <i>Figure 6. Avalanche energy</i> . Minor text changes in <i>Table 1. Absolute maximum ratings</i> and <i>Section 2: Electrical characteristics</i> .
15-Dec-2025	4	Updated <i>Section 1: Electrical ratings</i> , <i>Table 4. Dynamic</i> , <i>Table 5. Switching times</i> , <i>Table 6. Source-drain diode</i> and <i>Section 2.1: Electrical characteristics (curves)</i> .

IMPORTANT NOTICE – READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice.

In the event of any conflict between the provisions of this document and the provisions of any contractual arrangement in force between the purchasers and ST, the provisions of such contractual arrangement shall prevail.

The purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

The purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of the purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

If the purchasers identify an ST product that meets their functional and performance requirements but that is not designated for the purchasers' market segment, the purchasers shall contact ST for more information.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2025 STMicroelectronics – All rights reserved