

N-channel 30 V, 0.9 mΩ typ., 35 A STripFET™ H8 Power MOSFET in a PowerFLAT™ 3.3 x 3.3 package

Datasheet - preliminary data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	I _D
STL35N3LH8	30 V	1.1 mΩ	35 A

- Extremely low on-resistance R_{DS(on)}
- Excellent figure of merit (FoM)

Applications

- Switching applications

Description

This N-channel Power MOSFET utilizes the 8th generation of STripFET™ technology with an enhanced trench gate structure for very low on-state resistance and gate charge, resulting in best in class conduction and switching performance.

Table 1: Device summary

Order code	Marking	Package	Packing
STL35N3LH8	35NH8	PowerFLAT™ 3.3 x 3.3	Tape and reel

Contents

1	Electrical ratings	3
2	Electrical characteristics	4
3	Test circuits	6
4	Package information	7
	4.1 PoweFLAT™ 3.3x3.3 package information	8
5	Revision history	11

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{DS}	Drain-source voltage	30	V
V_{GS}	Gate-source voltage	± 20	V
$I_D^{(1)}$	Drain current (continuous) at $T_{pcb} = 25\text{ }^{\circ}\text{C}$	35	A
$I_D^{(1)}$	Drain current (continuous) at $T_{pcb} = 100\text{ }^{\circ}\text{C}$	22	A
$I_{DM}^{(2)}$	Drain current (pulsed)	140	A
$I_D^{(3)}$	Drain current (continuous) at $T_c = 25\text{ }^{\circ}\text{C}$	45	A
$I_D^{(3)}$	Drain current (continuous) at $T_c = 100\text{ }^{\circ}\text{C}$	45	A
$I_{DM}^{(2)(3)}$	Drain current (pulsed)	180	A
P_{TOT}	Total dissipation at $T_c = 25\text{ }^{\circ}\text{C}$	64	W
$P_{TOT}^{(1)}$	Total dissipation at $T_{pcb} = 25\text{ }^{\circ}\text{C}$	2.9	W
T_J	Operating junction temperature range	-55 to 150	$^{\circ}\text{C}$
T_{stg}	Storage temperature range		$^{\circ}\text{C}$

Notes:

⁽¹⁾The value is rated according $R_{thj-pcb}$.

⁽²⁾Pulse width limited by safe operating area.

⁽³⁾The value is rated according R_{thj-c} and limited by package.

Table 3: Thermal resistance

Symbol	Parameter	Value	Unit
$R_{thj-case}$	Thermal resistance junction-case	1.95	$^{\circ}\text{C/W}$
$R_{thj-pcb}^{(1)}$	Thermal resistance junction-pcb	42.8	$^{\circ}\text{C/W}$

Notes:

⁽¹⁾When mounted on FR-4 board of 1inch², 2oz Cu, $t < 10\text{ s}$.

2 Electrical characteristics

(T_{CASE} = 25 °C unless otherwise specified)

Table 4: On/off states

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	I _D = 250 µA, V _{GS} = 0	30			V
I _{DSS}	Zero gate voltage drain current	V _{GS} = 0, V _{DS} = 30 V			1	µA
		V _{GS} = 0, V _{DS} = 30 V, T _C = 125 °C ⁽¹⁾			10	µA
I _{GSS}	Gate body leakage current	V _{GS} = ± 20 V, V _{DS} = 0			± 100	nA
V _{GS(th)}	Gate threshold voltage	V _{DS} = V _{GS} , I _D = 250 µA	1			V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 17.5 A		0.9	1.1	mΩ
		V _{GS} = 4.5 V, I _D = 17.5 A		1	1.3	

Notes:

⁽¹⁾Defined by design, not subject to production test.

Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
C _{iss}	Input capacitance	V _{DS} = 24 V, f = 1 MHz, V _{GS} = 0	-	3400	-	pF
C _{oss}	Output capacitance		-	630	-	pF
C _{rss}	Reverse transfer capacitance		-	30	-	pF
Q _g	Total gate charge	V _{DD} = 24 V, I _D = 35 A	-	24	-	nC
Q _{gs}	Gate-source charge	V _{GS} = 4.5 V (see Figure 3: "Test circuit for gate charge behavior")	-	TBD	-	nC
Q _{gd}	Gate-drain charge		-	TBD	-	nC
R _G	Gate input resistance	f = 1 MHz Gate DC Bias = 0 Test signal level = 20 mV open drain	-	TBD	-	Ω

Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
t _{d(on)}	Turn-on delay time	V _{DD} = 24 V, I _D = 17.5 A, R _G = 4.7 Ω, V _{GS} = 10 V (see Figure 2: "Test circuit for resistive load switching times")	-	TBD	-	ns
t _r	Rise time		-	TBD	-	ns
t _{d(off)}	Turn-off delay time		-	TBD	-	ns
t _f	Fall time		-	TBD	-	ns

Table 7: Source drain diode


Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{SD}^{(1)}$	Forward on voltage	$I_{SD} = 35\text{ A}$, $V_{GS} = 0$	-		1.1	V
t_{rr}	Reverse recovery time	$I_{SD} = 35\text{ A}$, $di/dt = 100\text{ A}/\mu\text{s}$, $V_{DD} = 24\text{ V}$	-	TBD		ns
Q_{rr}	Reverse recovery charge		-	TBD		nC
I_{RRM}	Reverse recovery current		-	TBD		A

Notes:

⁽¹⁾Pulsed: pulse duration = 300 μs , duty cycle 1.5 %.


3 Test circuits

Figure 2: Test circuit for resistive load switching times




AM01468v1

Figure 3: Test circuit for gate charge behavior




AM01469v1

Figure 4: Test circuit for inductive load switching and diode recovery times




AM01470v1

Figure 5: Unclamped inductive load test circuit




AM01471v1

Figure 6: Unclamped inductive waveform



AM01472v1

Figure 7: Switching time waveform



AM01473v1

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

4.1 PoweFLAT™ 3.3x3.3 package information

Figure 8: PowerFLAT™ 3.3x3.3 package outline





Table 8: PowerFLAT™ 3.3x3.3 package mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A	0.70	0.80	0.90
b	0.25	0.30	0.39
c	0.14	0.15	0.20
D	3.10	3.30	3.50
D1	3.05	3.15	3.25
D2	2.15	2.25	2.35
e	0.55	0.65	0.75
E	3.10	3.30	3.50
E1	2.90	3.00	3.10
E2	1.60	1.70	1.80
H	0.25	0.40	0.55
K	0.65	0.75	0.85
L	0.30	0.45	0.60
L1	0.05	0.15	0.25
L2			0.15
θ	8°	10°	12°

Figure 9: PowerFLAT™ 3.3x3.3 recommended footprint



5 Revision history

Table 9: Document revision history

Date	Revision	Changes
05-Oct-2016	1	First release.

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics – All rights reserved