

## Dual P-channel -30 V, 48 mΩ typ., -5 A, STripFET™ H6 Power MOSFET in an SO-8 package

Datasheet - production data





Figure 1: Internal schematic diagram



### Features

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max	I <sub>D</sub>
STS10P3LLH6	-30 V	56 mΩ	-5 A

- Very low on-resistance
- Very low gate charge
- High avalanche ruggedness
- Low gate drive power loss

### Applications

- Switching applications

### Description

This device is a P-channel Power MOSFET developed using the STripFET™ H6 technology with a new trench gate structure. The resulting Power MOSFET exhibits very low R<sub>DS(on)</sub> in all packages.

Table 1: Device summary

Order code	Marking	Package	Packing
STS5DP3LLH6	5KK3L	SO-8	Tape and reel

---

**Contents**

<b>1</b>	<b>Electrical ratings .....</b>	<b>3</b>
<b>2</b>	<b>Electrical characteristics .....</b>	<b>4</b>
	2.1 Electrical characteristics (curves).....	6
<b>3</b>	<b>Test circuits .....</b>	<b>9</b>
<b>4</b>	<b>Package information .....</b>	<b>10</b>
	4.1 SO-8 package information .....	10
	4.2 SO-8 packing information.....	12
<b>5</b>	<b>Revision history .....</b>	<b>13</b>

# 1 Electrical ratings

**Table 2: Absolute maximum ratings**

Symbol	Parameter	Value	Unit
$V_{DS}$	Drain-source voltage	-30	V
$V_{GS}$	Gate-source voltage	$\pm 20$	V
$I_D$	Drain current (continuous) at $T_{amb} = 25\text{ }^{\circ}\text{C}$	-5	A
	Drain current (continuous) at $T_{amb} = 100\text{ }^{\circ}\text{C}$	-3.2	
$I_{DM}^{(1)}$	Drain current (pulsed)	-20	A
$P_{TOT}$	Total dissipation at $T_{amb} = 25\text{ }^{\circ}\text{C}$	2.7	W
$T_{stg}$	Storage temperature range	-55 to 150	$^{\circ}\text{C}$
$T_j$	Operating junction temperature range		

**Notes:**

<sup>(1)</sup>Pulse width limited by safe operating area

**Table 3: Thermal data**

Symbol	Parameter	Value	Unit
$R_{thj-amb}^{(1)}$	Thermal resistance junction-amb	47	$^{\circ}\text{C}/\text{W}$

**Notes:**

<sup>(1)</sup>When mounted on an 1-inch<sup>2</sup> FR-4 board, 2 oz. Cu.,  $t \leq 10\text{ s}$

## 2 Electrical characteristics

(T<sub>CASE</sub> = 25 °C unless otherwise specified)

**Table 4: On/off states**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = -250 μA	-30			V
I <sub>DSS</sub>	Zero gate voltage drain current	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = -30 V			-1	μA
		V <sub>GS</sub> = 0 V, V <sub>DS</sub> = -30 V, T <sub>J</sub> = 125 °C <sup>(1)</sup>			-10	μA
I <sub>GSS</sub>	Gate-body leakage current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ±20 V			-100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -250 μA	-1		-2.5	V
R <sub>DS(on)</sub>	Static drain-source on- resistance	V <sub>GS</sub> = -10 V, I <sub>D</sub> = -2.5 A		48	56	mΩ
		V <sub>GS</sub> = -4.5 V, I <sub>D</sub> = -2.5 A		75	90	mΩ

**Notes:**

<sup>(1)</sup>Defined by design, not subject to production test.

**Table 5: Dynamic**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
C <sub>iSS</sub>	Input capacitance	V <sub>DS</sub> = -25 V, f = 1 MHz, V <sub>GS</sub> = 0 V	-	639	-	pF
C <sub>oss</sub>	Output capacitance		-	79	-	pF
C <sub>rSS</sub>	Reverse transfer capacitance		-	52	-	pF
Q <sub>g</sub>	Total gate charge	V <sub>DD</sub> = -15 V, I <sub>D</sub> = -5 A, V <sub>GS</sub> = -4.5 V	-	6	-	nC
Q <sub>gs</sub>	Gate-source charge		-	1.9	-	nC
Q <sub>gd</sub>	Gate-drain charge		-	2.1	-	nC

**Table 6: Switching times**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	V <sub>DD</sub> = -15 V, I <sub>D</sub> = -5 A, R <sub>G</sub> = 4.7 Ω, V <sub>GS</sub> = -10 V	-	5.4	-	ns
t <sub>r</sub>	Rise time		-	5	-	ns
t <sub>d(off)</sub>	Turn-off delay time		-	19.2	-	ns
t <sub>f</sub>	Fall time		-	3.4	-	ns

Table 7: Source drain diode

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{SD}^{(1)}$	Forward on-voltage	$I_{SD} = -5 \text{ A}$ , $V_{GS} = 0 \text{ V}$	-		-1.1	V
$t_{rr}$	Reverse recovery time	$I_{SD} = -5 \text{ A}$ , $di/dt = 100 \text{ A}/\mu\text{s}$ , $V_{DD} = -16 \text{ V}$ , $T_J = 150 \text{ }^\circ\text{C}$	-	11.2		ns
$Q_{rr}$	Reverse recovery charge		-	3.5		nC
$I_{RRM}$	Reverse recovery current		-	-0.6		A

**Notes:**

<sup>(1)</sup>Pulsed: Pulse duration = 300  $\mu\text{s}$ , duty cycle 1.5%

## 2.1 Electrical characteristics (curves)



For the P-channel Power MOSFET, current and voltage polarities are reversed.





Figure 6: Gate charge vs gate-source voltage




Figure 7: Static drain-source on-resistance




Figure 8: Normalized  $V_{(BR)DSS}$  vs temperature




Figure 9: Capacitance variations




Figure 10: Normalized gate threshold voltage vs temperature




Figure 11: Normalized on-resistance vs temperature







Figure 12: Source-drain diode forward characteristics





### 3 Test circuits



## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK® is an ST trademark.

### 4.1 SO-8 package information

Figure 16: SO-8 package outline





Table 8: SO-8 mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A			1.75
A1	0.10		0.25
A2	1.25		
b	0.31		0.51
b1	0.28		0.48
c	0.10		0.25
c1	0.10		0.23
D	4.80	4.90	5.00
E	5.80	6.00	6.20
E1	3.80	3.90	4.00
e		1.27	
h	0.25		0.50
L	0.40		1.27
L1		1.04	
L2		0.25	
k	0°		8°
ccc			0.10

Figure 17: SO-8 recommended footprint (dimensions are in mm)



## 4.2 SO-8 packing information

Figure 18: SO-8 tape and reel dimensions




Table 9: SO-8 tape and reel mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A			330
C	12.8		13.2
D	20.2		
N	60		
T			22.4
Ao	8.1	-	8.5
Bo	5.5		5.9
Ko	2.1		2.3
Po	3.9		4.1
P	7.9		8.1

## 5 Revision history

**Table 10: Document revision history**

Date	Revision	Changes
30-Jan-2014	1	First revision.
11-Dec-2014	2	Text edits throughout document On cover page: changed title description, updated Features, updated Description. In <i>Table 4</i> , changed RDS(on) values In <i>Table 5</i> , changed values and test conditions In <i>Table 6</i> , changed values and test conditions In <i>Table 7</i> , changed values and test conditions Added <i>Section 2.1: Electrical characteristics (curves)</i> Updated <i>Section 3: Test circuits</i> Updated <i>Section 4: Package mechanical data</i>
17-Jan-2018	3	Datasheet status promoted from preliminary to production data. Updated title and features on cover page. Updated <i>Section 1: "Electrical ratings"</i> and <i>Section 2: "Electrical characteristics"</i> . Minor text changes

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics – All rights reserved