

Surface-mount isolated thyristor driver



DFN 5.35 X 3.45 mm



Bottom view

Product status link STSID140-12

| Product summary | | | | |
|------------------|------------------------|--|--|--|
| Order code | STSID140-12 | | | |
| Package | DFN | | | |
| l _{OUT} | 40 mA | | | |
| V _{ISO} | 1.25 kV _{RMS} | | | |

Features

- Gate driver for thyristor control
- Triac AC switch and SCR control compliant
- 40 mA current output
- Single 3.3V supply for direct MCU drive
- Maximum junction temperature: 125 °C
- Low quiescent standby current: 5 uA
- Input-output functional isolation:
 - Isolation level tested at 2121 V_{PK}
 - High creepage distance: 3.92 mm compliant with IEC 60335-1 standard for 250 V_{RMS} application with material group I and overvoltage category II
- EMC performances:
 - High static immunity: IEC 61000-4-4 EFT at ±4 kV
 - IEC 61000-4-5 overvoltage: ±4 kV
 - Compliant with EN 55016-2-1, CISPR 16-2-1 for conducted noise
 - Compliant with EN 55016-2-3, CISPR 16-2-3 for radiated noise
 - Compliant with ESD IEC 61000-4-2 up to ±2 kV contact
- Package:
 - DFN SMD compact package: 5.35 x 3.45 mm
 - Halogen-free molding, lead-free plating
 - ECOPACK2 compliant

Application

- General-purpose AC line load switching
- Inrush current limiting circuits for industrial SMPS and UPS
- Heating resistor control, solid-state relays
- · Motor control circuits and starters

Description

Integrated insulated gate driver for AC switch SCRs or Triacs. Its insulated voltage up to $1.25~\rm kV_{RMS}$ gives functional insulation to drive any thyristor in industrial application.

The STSID140-12 is a 40 mA output gate driver, allowing to design large range of thyristors for industrial AC motor control, or suitable for inrush current management in AC/DC application.

A high reliability solution, the AC switch-insulated driver is able to ensure high load current switching making the plug and play interface between MCU and SCR/Triac.



Application and pins description

STSID140-12

VDD

EN 4

UVLO

H-bridge driver

OUT+

GND

OUT
OUT
A1

OUT
A2

A2

Figure 1. Application diagram

Note:

Refer to Section 3: Application schematics and test circuit for all thyristor configurations: 3-quadrants Triac, 4-quadrants Triac, Q2/Q3 ACS, and SCR.

 C_{VDD} and COUT are mandatory and low ESR capacitors. Typical recommended values are respectively 1 μ F // 100 nF and 33 nF. These capacitors must be placed as close as possible from the STSID140-12 for maximum electrical performance.

Pin# Description **Type** 1 **GND** Ground, refer to V_{DD} . 2 **GND** Pin 1 and 2 must be connected together on the PCB. 3 V_{DD} 4 ΕN Enable pin at high level, and output is active. Low level is disabling the circuit. 5 OUT+ Insulated power output. Sourcing current. Pin 5 and 6 must be connected together on the PCB. OUT+ OUT-7 Insulated power output reference. Sinking current. 8 OUT-Pin 7 and 8 must be connected together on the PCB.

Table 1. Pins description

DS15058 - Rev 1 page 2/17



2 Electrical characteristics

Stresses beyond the absolute ratings range in Table 2 can cause permanent damage to the device.

These are stress ratings only. The functional operation of the device under these conditions is not ensured.

Exposure to operating conditions outside the recommended operating conditions into Table 3, and up to absolute maximum ratings into Table 2 for extended periods, may affect device reliability.

This driver is suitable for functional electrical insulation only within the maximum operating ratings. Ensure compliance with the safety ratings by using suitable protective circuits.

Table 2. Absolute maximum ratings (limiting values), T_{amb} = 25 °C unless otherwise specified

| Symbol | Test conditions | Value | Unit |
|--------------------|---|--------------|-----------------|
| Гоитм | Maximum output current, at V _{DD} = 3.47 V | 55 | mA |
| V _{DD} | Maximum voltage range (T _j = -30 °C to 125 °C) | -0.5 to +4.5 | V |
| T _{STG} | Storage temperature range | -40 to +150 | °C |
| T _J | Operating junction temperature range | -30 to +125 | °C |
| T _I | Maximum lead temperature soldering during 10 s | 245 | °C |
| V _{WRM} | OUT+ to OUT-, DC voltage | 6 | V |
| V _{HBM} | ESD – HBM | ±2 | kV |
| V _{IEC} | According to <i>IEC 61000-4-2</i> conditions – Contact surge applied between 6/7/8 shorted versus 1/2/3/4 shorted | ±4 | kV |
| V _{OUTSM} | Maximum non-repetitive surge voltage between OUT+ and OUT- | 30 | V _{KP} |
| V _{OUTRM} | Maximum repetitive surge voltage between OUT+ and OUT- | 30 | V _{KP} |

Table 3. Recommended operating conditions

| Symbol | Test conditions | | Value | Unit |
|-----------------|---|------|-------------|------|
| 1 | Output current range,with V_{DD} = 3.14 V, T_{OP} = -30 °C to 85 °C, | Max. | 40 | mA |
| Гоит | and V _{OUT} = 1.5 V, and C _{OUT} = 33 nF | Min. | 10 | mA |
| N/ | Supply voltage range | Min. | 3.14 | V |
| V _{DD} | | Max. | 3.47 | V |
| t _{ON} | Output enable delay, to reach 90 % of steady-state V_{OUT} , R_{OUT} = 82 Ω ⁽¹⁾ , V_{DD} = 3.3 V, T_{amb} = 25 °C, C_{OUT} = 33 nF | | 5 | μs |
| TJ | Operating junction temperature range | | -30 to +125 | °C |

^{1.} Resistor between out+ and out- for test purpose.

DS15058 - Rev 1 page 3/17



Table 4. Isolation parameters according to IEC 60747-17 (T_{amb} = 25 °C)

| Symbol | Test conditions | | Value | Unit | | |
|-------------------|--|--|-------------------|------------------|--|--|
| CLR | External clearance distance, minimum value | | | | | |
| CPG | External creepage distance, minimum value | 3.92 | mm | | | |
| CTI | Comparative tracking index | 600 | V | | | |
| MG | Material group | Material group | | | | |
| OC | Overvoltage category | | | 2 | | |
| MSL | Moisture sensitive level | | 1 | | | |
| CMTI | Common-mode transient isolation $^{(1)}$, according to <i>IEC 60747-17</i> , $V_{CM} = V_{ISO} = 1250 \text{ V}$ | Тур. | 70 | kV/μs | | |
| | Apparent charge, method b2: 100 % final production test for 1 s, $V_{PD} = V_{INI} = 1.2 \text{ x } V_{IOTM} = 2121 \text{ V}_{PK}, t_{INI} = 1 \text{ s}$ | | | | | |
| Q_{PD} | Method a: After I/O safety test subgroup 2/3, $V_{INI} = V_{IOTM}$, $t_{INI} = 60$ s, $V_{PD} = 1.2 \times V_{IORM} = 741 V_{PK}$, $t_m = 10$ s | Max. | 5 | pC | | |
| | Method a: After environmental tests subgroup 1, $V_{INI} = V_{IOTM}$, $t_{INI} = 60 \text{ s}$, $V_{PD} = 1.3 \times V_{IORM} = 803 \text{ V}_{PK}$, $t_m = 10 \text{ s}$ | _ | | | | |
| | | T _J = 25 °C | >10 ¹² | Ω | | |
| R_{IO} | Minimum input to output isolation $^{(2)}$ resistance, $V_{I/O} = 500 \text{ V}$ $T_J = 125 ^{\circ}\text{C}$ | T _J = 125 °C | >109 | Ω | | |
| V _{ISO} | Input to output ⁽²⁾ , insulation RMS voltage (100 % final production test at 1500 V _{RMS} for 1 s) | | 1250 | V _{RMS} | | |
| V _{IOTM} | Input to output ⁽²⁾ , maximum transient isolation AC peak voltage (100 % final production test at 2121 V _{PK} for 1 s) | 60 s | 1767 | V _{PK} | | |
| V | | AC | 618 | V _{PK} | | |
| V_{IORM} | Input to output ⁽²⁾ , maximum rated repetitive peak isolation voltage DC | | 450 | V_{DC} | | |
| V _{IOWM} | Input to output (2), maximum RMS working voltage | ' | 437 | V _{RMS} | | |
| V_{IMP} | Impulse voltage, peak value of 1.2/50 μs waveform without flashover, input to output ⁽²⁾ , according to <i>IEC 61000-4-5</i> | | | | | |
| V _{IOSM} | Internal isolation barrier breakdown peak voltage, input to output ⁽²⁾ , according to <i>IEC 61000-4-5</i> conditions, 1.2/50 µs waveform ⁽³⁾ | | | | | |
| C _{IO} | Barrier capacitance, input to output ⁽²⁾ , V _{AC} = 30 mV, and f = 1 MHz | Barrier capacitance, input to output ⁽²⁾ , V _{AC} = 30 mV, and f = 1 MHz | | pF | | |
| | | | | | | |

- 1. Not tested in production.
- $2. \quad \textit{Input pins short-circuited together (V_{DD}, \, GND, \, and \, EN) \, versus \, output \, pins \, short-circuited \, together \, (OUT+ \, and \, OUT-).}$
- 3. Tested in nonconductive liquid environment.

DS15058 - Rev 1 page 4/17



Table 5. Input characteristics (T_{amb} = 25 °C unless otherwise specified)

| Symbol | Test conditions | | Value | Unit |
|--------------------------------|--|------|-------------------------|------|
| R _{IN} | Input pull-down resistor | Тур. | 100 | kΩ |
| I _{Q-OFF} | Maximum quiescent current, EN= 0 and V _{DD} = 3.3 V | Max. | 5 | μA |
| I _{DD} | V_{DD} pin consumption with I_{OUT} = 40 mA and V_{DD} = 3.3 V | Max. | 90 | mA |
| V _{IH} | EN input high-level threshold voltage | Max. | 70 % of V _{DD} | V |
| V _{IL} ⁽¹⁾ | EN input low-level threshold voltage | Min. | 30 % of V _{DD} | V |
| UVLO | Undervoltage-lockout disabling operation | Max. | 2.96 | V |

^{1.} Value guaranteed by design and characterization data.

Table 6. Thermal characteristics

| Symbol | Test conditions | | Value | Unit |
|---------------------|--|------|-------|------|
| R _{th j-a} | Junction to ambient thermal characteristics, according to JEDEC JESD51-x | Тур. | 220 | °C/W |

DS15058 - Rev 1 page 5/17

2.1 Typical characteristics curves

Typical performance

Figure 2. Typical performance curve versus V_{DD}





Figure 3. Typical performance curve versus T_{amb}



In order to define the gate resistor (R_G) we have to consider the thyristor gate current (I_{GT}) and gate voltage (V_{GT}).

Thyristor datasheet provide these worst case data at T_{amb} min.

In order to calculate the minimum resistor value you can refer to the V_{OUT} curve of STSID140 at T_{amb} min. and V_{DD} min. according to the formula below :

$$R_G \geq \frac{V_{OUT}(I_G(T_{amb\;min.}), \ T_{amb\;min.}) - \ V_G(T_{amb\;min.})}{I_G(T_{amb\;min.})}$$

RG must not be lower than 60 Ω .

DS15058 - Rev 1 page 6/17



Application schematics and test circuit

Figure 4. Application schematics to drive Triac




Figure 5. Application schematics to drive SCR





Figure 6. IEC 61000-4-5 test circuit



Front time: T_1 = 1,67 × T = 1,2 μ s ± 30 % Time to half-value: T_2 = 50 μ s ± 20 %

DS15058 - Rev 1 page 7/17



4 Ordering information

Figure 7. Ordering information scheme




Table 7. Ordering information

| Order code | Marking | Package | Weight | Base qty. | Delivery mode |
|-------------|-------------|-----------------|--------|-----------|---------------|
| STSID140-12 | STSID140-12 | DFN 5.35 x 3.45 | 47 mg | 3000 | Tape and reel |

DS15058 - Rev 1 page 8/17



5 Package information

To meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions, and product status are available at: www.st.com. ECOPACK is an ST trademark.

5.1 Package information

Halogen-free molding, lead-free plating

Figure 8. DFN 5.35 x 3.45 mm package outline




Table 8. DFN 5.35 x 3.45 mm mechanical data

| Ref. | Dimensions (in mm) | | | | |
|------|--------------------|-------|-------|--|--|
| Rei. | Min. | Тур. | Max. | | |
| А | 1.10 | 1.20 | 1.30 | | |
| b | 0.45 | 0.50 | 0.55 | | |
| С | 3.92 | | | | |
| D | 5.25 | 5.35 | 5.45 | | |
| E | 3.35 | 3.45 | 3.55 | | |
| е | | 0.75 | | | |
| e1 | | 4.392 | | | |
| L | 0.35 | 0.40 | 0.45 | | |
| L1 | 0.229 | 0.279 | 0.329 | | |
| N | | 8 | | | |

DS15058 - Rev 1 page 9/17




Figure 9. Recommended footprint (dimensions in mm)

- Recommended pad stencil: 450 μm x 540 μm
- Recommended stencil thickness: 150 μm




Figure 10. Recommended layout

DS15058 - Rev 1 page 10/17



Figure 11. Marking





Figure 12. Carrier tape information



DS15058 - Rev 1 page 11/17

6

10-30 sec

90 sec max

Time (min)



5.1.1 Recommended soldering reflow profile

0

1

2

90 to 150 sec

The package is following IPC/JEDEC J-STD-020E requirements, and thus can be exposed to a maximum temperature of 245 °C for 10 seconds. Overheating during the reflow-soldering process may damage the device, therefore any solder temperature profile should be within these limits. As reflow techniques are most common in surface mounting, typical leadfree solder heating profiles (ST ECOPACK) are given here below for mounting on an FR4 PCB.

Temperature (°C)

260°C max

255°C

220°C

180°C

125 °C

3°C/s max

2°C/s recommended 6°C/s max

3

Figure 13. Recommended soldering profile

DS15058 - Rev 1 page 12/17



Revision history

Table 9. Document revision history

| Date | Revision | Changes |
|-------------|----------|------------------|
| 18-Sep-2025 | 1 | Initial release. |

DS15058 - Rev 1 page 13/17



Contents

| 1 | App | lication | n and pins description | 2 |
|-----|----------|-----------|--------------------------------------|----|
| 2 | Elec | ctrical c | haracteristics | 3 |
| | | | al characteristics curves | |
| 3 | Арр | lication | schematics and test circuit | 7 |
| 4 | Ord | ering in | formation | 8 |
| 5 | | _ | formation | |
| | 5.1 | Packa | age information | |
| | | 5.1.1 | Recommended soldering reflow profile | 12 |
| Rev | /ision | history | <i>,</i> | 13 |
| Lis | t of ta | bles | | 15 |
| Lis | t of fic | aures | | 16 |





List of tables

| Table 1. | Pins description | 2 |
|----------|---|----|
| Table 2. | Absolute maximum ratings (limiting values), T _{amb} = 25 °C unless otherwise specified | 3 |
| Table 3. | Recommended operating conditions | 3 |
| Table 4. | Isolation parameters according to IEC 60747-17 (T _{amb} = 25 °C) | 4 |
| Table 5. | Input characteristics (T _{amb} = 25 °C unless otherwise specified) | 5 |
| Table 6. | Thermal characteristics | 5 |
| Table 7. | Ordering information | 8 |
| Table 8. | DFN 5.35 x 3.45 mm mechanical data | 9 |
| Table 9. | Document revision history | 13 |

DS15058 - Rev 1 page 15/17





List of figures

| Figure 1. | Application diagram | 2 |
|------------|---|----|
| Figure 2. | Typical performance curve versus V _{DD} | 6 |
| Figure 3. | Typical performance curve versus T _{amb} | 6 |
| Figure 4. | Application schematics to drive Triac | 7 |
| Figure 5. | Application schematics to drive SCR | |
| Figure 6. | IEC 61000-4-5 test circuit | 7 |
| Figure 7. | Ordering information scheme | 8 |
| Figure 8. | DFN 5.35 x 3.45 mm package outline | 9 |
| Figure 9. | Recommended footprint (dimensions in mm) | 10 |
| Figure 10. | Recommended layout | 10 |
| Figure 11. | Marking | 11 |
| Figure 12. | Carrier tape information | 11 |
| Figure 13. | Recommended soldering profile | 12 |



IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice.

In the event of any conflict between the provisions of this document and the provisions of any contractual arrangement in force between the purchasers and ST, the provisions of such contractual arrangement shall prevail.

The purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

The purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of the purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

If the purchasers identify an ST product that meets their functional and performance requirements but that is not designated for the purchasers' market segment, the purchasers shall contact ST for more information.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2025 STMicroelectronics – All rights reserved

DS15058 - Rev 1 page 17/17