

USB-C PD protection for dual role power (DRP)



QFN-20L 4.0 x 4.0 x 0.75 mm

Product labels





Product status link

TCPP03-M20

Expansion board

X-NUCLEO-DRP1M1

Software example code

X-CUBE-TCPP

I2C address

0110 10x (LSB = 'x')

Features

- High voltage protected USB-C power delivery controller with STM32 UCPD peripheral
- USB-IF certified on X-NUCLEO-DRP1M1-G4 (TID6408)
- Embeded gate drivers for N-MOSFET on consumer and provider paths
- 24 V tolerant on VBUS and CC pins
- Integrated discharge on VBUS and VCONN
- Over voltage protection against short to VBUS and ESD protection on CC lines
- VBUS current sense analog output through amplifier
- VBUS adjustable over voltage protection and adjustable over current protection
- 100 mW OCP and 6 V OVP on VCONN
- Integrated "Dead Battery" management
- Over temperature protection (150 °C typ.)
- I²C communication with two I²C addresses available
- ECOPACK2, and RoHS compliant

Complies with the following standards

- UL94, V0
- USB-C power delivery standard 3.1, standard power range (SPR) up to 100 W
- IEC 61000-4-2 level 4 on CC1, CC2 pins:
 - ±8 kV contact discharge
 - ±15 kV air discharge

Description

The TCPP03-M20 is a power delivery controller designed to meet USB Power Delivery revision 3.1 up to 100 W (20 V - 5 A, SPR) and PPS for fast charging.

The TCPP03 is a microcontroller companion chip enabling USB Type-C® PD for:

- Dual role power (DRP) or dual role data (DRD)
- Sink configuration or device data role when current sense on VBUS is required

It provides a solution to interface and protect USB Type-C ports on a power delivery side and has been developed to be used with the STM32 family embedding UCPD (USB Type-C and power delivery).

By reusing the STM32 of the application, it is the more cost effective solution as it requires only a few devices to be added:

- The TCPP03 to drive external N-MOSFETs on the VBUS line for consumer and provider paths
- A few discrete devices.

It provides over voltage and over current protections on VBUS and CC pins. Software is available.



1 Pinout and functions

19 18 17 16 I2C_ADD SDA SCL Ш CC1 CC1c 15 1 VCC VCONN C_{BIAS} 2 14 GND (exposed pad) CC2 CC2c 13 3 IANA 4 GND 12 Vsense GDPg 11 GDCg VBUSc

Figure 1. QFN-20L 4.0 x 4.0 x 0.75 mm

Table 1. Pinout and functions

Name	Pin#	Туре	Description
CC1	1	Input / output	Configuration channel 1 pin on power delivery controller side.
VCC_VCONN	2	Power	Power supply for V _{CONN} power pin. Connect to 3.3 V or 5.5 V.
CC2	3	Input / output	Configuration channel 2 pin on power delivery controller side.
I _{ANA}	4	Output	V _{BUS} current analog measurement.
GDPg	5	Output	Gate driver provider: gate pin of external N-channel MOSFET on source path.
GDPs	6	Input	Gate driver provider: source pin of external N-channel MOSFET on source path.
GDCg	7	Output	Gate driver consumer: gate pin of external N-channel MOSFET on sink path.
GDCs	8	Input	Gate driver consumer: source pin of external N-channel MOSFET on sink path.
VBUSc	9	Input	VBUS connector side.
I _{sense}	10	Input	VBUS current measurement.
V _{sense}	11	Input	VBUS voltage measurement.
GND	12	GND	Ground.
CC2c	13	Input / output	Configuration channel 2 pin on USB Type-C connector side.
C _{BIAS}	14	Output	ESD capacitor
CC1c	15	Input / output	Configuration channel 1 pin on USB Type-C connector side.
I2C_ADD	16	Input	Least significant bit on I2C address. Connected to GND or 1.8 V / 3.3 V.
SDA	17	Input / output	Serial data line on I2C bus
SCL	18	Input / output	Serial clock line on I2C bus
FLGn	19	Output	Open-drain output flag (active low). Floating when not connected.
EN	20	Input	Enable pin.
GND	Pad	GND	Ground exposed pad.

DS13618 - Rev 5 page 2/27



2 Block diagram

Figure 2. Functional block diagram





Figure 3. Internal block diagram



DS13618 - Rev 5 page 3/27



Typical USB-C DRP, DRD application block diagram

Consumer path Power Provider path Management VBUS ESDA25P35-1U1M 3.3 V / 5.5 V 1.8 V / 3.3 V GDPG **GDPS** GDCG GDCS VCC VCONN Isense 1.8 V / 3.3 V VBUSc JSB Type-C connector R1 VddIO V_{sense} **GPIO** I2C 1.8 V / 3.3 V R2 TCPP03-M20 STM32 With UCPD C_{BIAS} GPIO controller FLGn C ESD CC1 CC1 CC2 CC2 CC1 ADC CC1c IANA **GPIO** CC2 CC2c GND I2C_ADD GND GND

Figure 4. Application block diagram example

12C address can either be connected to GND or VddIO with VddIO equal to 1.8 V +/-5% or 3.3 V +/-10%)

Provider and consumer gate drivers are exclusive. To merge consumer and provider paths in a single bidirectional power path, two small signal Schottky diodes (D1 , D2) and a 5 M Ω resistor are needed. OVP / OCP reaction time will be increased to 5 ms. TCPP03-M20 source inputs can be shorted together. Small signal Schottky diodes can either be :

- BAS70KFILM: 1 diodes in a SOD-523 package
- BAS70-05FILM: 1 diode in a SOD23 package
- BAS70-05WFILM: 2 diode in a single SOT-323 package
- SDM02M30LP3: 1 diode in a 0201 package

Diode reverse leakage current at 5 V shall be lower than 1 µA.

DS13618 - Rev 5 page 4/27



GND




Figure 5. Bi-directional power path gate drive diagram

I2C address can either be connected to GND or VddIO with VddIO equal to 1.8 V +/-5% or 3.3 V +/-10%)

Consumer path Power Provider path Management Rs VBUS TC3 1.8 V / 3.3 V 3.3 V / 5.5 V GDPG GDPS GDCG GDCS VCC_VCONN Isense 1.8 V / 3.3 V **VBUSc** USB Type-C connector R1 VddIO V_{sense} **GPIO** I2C 1.8 V / 3.3 V TCPP03-M20 R2 STM32 With UCPD $\mathsf{c}_{\mathsf{BIAS}}$ GPIO controller FLGn C_ESD CC1 CC1 CC2 CC2 CC1 CC1c ADC I_{ANA} GPIO CC2 CC2c GND I2C ADD GND

Figure 6. Application schematic when no residual voltage on consumer path

I2C address can either be connected to GND or VddIO with VddIO equal to 1.8 V +/-5% or 3.3 V +/-10%)

DS13618 - Rev 5 page 5/27



4 Electrical specification

4.1 Parameter conditions

Unless otherwise specified:

- · All voltages are referenced to GND
- The minimum and maximum values are guaranteed in the worst conditions of operating temperature, supply voltage and frequencies, by tests in production on 100 % of the devices

4.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in the tables below, may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 2. Absolute maximum ratings, -40 $^{\circ}$ C < T_i < 125 $^{\circ}$ C

Symbol	Parameter	Pins	Value	Unit
V _{POWER}	Voltage for power pins	7		
V	Voltage for input pine	EN, V _{sense} , I2C_ADD	7	
V _{IN}	Voltage for input pins	VBUSc, I _{sense} , GDPs, GDCs	24	
V _{OUT}	Valtage for output nine	I _{ANA} , FLGn	7	V_{DC}
VOUT	Voltage for output pins	C _{BIAS} , GDPg, GDCg	24	
V _{I/O}	Voltage for input, output pins	SDA,SCL, CC1,CC2	7	
V 1/O	voltage for input, output pins	CC1c,CC2c	24	
T _J	Operating junction temperature rang	е	-40 to +125	°C
T _{STG}	Storage temperature range		-55 to +150	°C

Table 3. ESD ratings, -40 °C < T_i < 125 °C

Symbol	Description	Pins	Value	Unit
	System level ESD robustness on USB Type-C connector side(1)			
V _{ESD_c}	IEC61000-4-2 Level 4, contact discharge	CC1c, CC2c	8	kV
	IEC61000-4-2 Level 4, air discharge		15	
V_{HBM}	V _{ESD} ratings human body model (JESD22-A114D, level 2)	All pins	2	kV

^{1.} Internal ESD protection functionality is associated with external capacitor connected on pin C_{BIAS} .

4.3 Thermal resistances

Table 4. Thermal resistance parameters

Symbol	Parameter	Max. value	Unit
R _{thj-a}	Junction to ambient thermal resistance	150	°C/W

DS13618 - Rev 5 page 6/27



4.4 Recommended operating conditions

Table 5. Recommended operating conditions, -40 $^{\circ}$ C < T_j < 125 $^{\circ}$ C

Pins	Min.	Max.	Unit
VCC_VCONN, CC1, CC2, V _{SENSE}	2.7	5.5	V
EN, I _{ANA} , I2C_ADD, SDA, SCL, FLGn	1.7	3.6	V
CC1c, CC2c, VBUSc, I _{SENSE} , GDPs, GDCs	0	22	V

4.5 Power supply (VCC_VCONN, VBUSc)

Table 6. Electrical characteristics, -40 $^{\circ}$ C < T_i < 125 $^{\circ}$ C

Symbol	Parameter	Test conditions	Va	Unit	
Symbol	Faianetei	rest conditions	Min	Max.	Ullit
ICC VCONN	V _{cc} supply current	Normal mode	-	2.7	mA
ICC_VCONN	V _{CC} supply current	Low power mode	-	1	μA
1	Supply suggest of EN pip(1)	Low power mode 1.7 V - 2.7 V	-	3	μΑ
lenable	Supply current of EN pin ⁽¹⁾	Low power mode 2.7 V - 3.6 V	-	10	μΑ
l	VPLICe Cumply ourrent	V _{BUSc} = 22 V	-	2	mA
I _{L_} VBUSc	VBUSc Supply current	V _{BUSc} = 5 V	-	0.7	IIIA
t _{DIS_VBUSc}	VBUSc discharge time ⁽²⁾		-	220	ms

^{1.} EN pin is dynamically triggered then rise time lower than 50 μs is mandatory.

4.6 VBUS OVP, OCP, gate drivers, current monitoring

Table 7. Electrical characteristics for V_{BUS} , -40 °C < T_j < 125 °C

Symbol	Parameter	Test conditions		Value		Unit
Syllibol	Farameter	Min.	Тур.	Max.	Ullit	
VBUS_UVLO	VBUS under voltage lock out		1.9	2.4	2.9	V
V _{GS}	Gate to source voltage		4.5	5	5.5	V
V _{OVP_TH}	OVP V _{BUS} threshold voltage	Vsense pin voltage	1.1	1.16	1.25	V
t _{OVP_ON_VBUS}	OVP V _{BUS} turn-on time			95	145	ns
V _{TH_OCP_VBUS}	V _{BUS} OCP threshold voltage	Across sense resistor Rs	35	42	45	mV
toff_ocp_vbus	V _{BUS} OCP response time			3	8	μs
Gain_I _{ANA}	Current sensing gain measured between 30 % and 60 % of maximal range.	(V _{Iana_60%} - V _{Iana_30%}) / (V _{Rsense_60%} - V _{Rsense_30%})	39	42	45	V/V
Offset_I _{ANA}	Input offset measurement between 30 % and 60 % of maximal range.	V _{Rsense} - V _{I_{ANA}} / Gain	-2	0	2	mV
VI _{ANA}	I _{ANA} pin output voltage during OCP ever	nt on VBUS line		1.7	1.95	V
t _{ON} ⁽¹⁾	V _{BUS} turn-on time			1	3	ms

^{1.} t_{ON} time can be reduced by addition of CGD capacitor.

DS13618 - Rev 5 page 7/27

^{2.} Equivalent discharge resistor is $2.5 \text{ k}\Omega$.



4.7 CC lines OVP and ESD response

Table 8. Electrical characteristics, -40 $^{\circ}$ C < T_i < 125 $^{\circ}$ C

Symbol	Parameter	Test conditions		Unit			
Symbol	raianietei	rest conditions	Min.	Тур.	Max.	Offic	
Pau aa	ON resistance	Normal mode		0.7	1.5	Ω	
R _{ON_CC}	ON resistance	Low power mode	8	17	28	1 12	
C _{ON_CC}	Equivalent ON capacitance in normal mode					pF	
V _{TH_CC}	OVP threshold voltage		5.5	5.75	6	V	
V _{MIN}	Minimum voltage	Current on CC1c or CC2c < 60 μA	0.7			V	
R _{DB}	DB resistor	Measured with 400 µA on CC1c / CC2c	4.1	5.1	5.6	kΩ	
t _{OVP_CC}	OVP response time		60	100	ns		
BW _{CCx}	Bandwidth	at -3dB and 0 < V _{CCxc} < 1.2 V		10		MHz	

Table 9. IEC61000-4-2 ±8 kV contact discharge response

TCPP03-M20 and STM32G071 state	ESD	First peak	V _{CL} 30 ns
OFF	+8 kV	9.2 V	3.3 V
OFF	-8 kV	-7.7 V	-1.0 V
ON	+8 kV	14.8 V	6.3 V
ON	-8 kV	-11.8 V	-1.5 V

Note:

Measurements are performed on X-NUCLEO-DRP1M1 board plugged on top of NUCLEO-G071RB. Ten ESD discharges are applied on connector (CC1c and CC2c) and voltage measurement is done on MCU side (CC1 and CC2), STM32 is still functional after the ESD discharges.

4.8 VCONN OCP


Table 10. Electrical characteristics, -40 $^{\circ}$ C < T_j < 125 $^{\circ}$ C

Cumbal	Davamatav	Took conditions		Value			
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
R _{ON_VCONN}	ON resistance		2.1	3	5.5	Ω	
I _{VCONN}	FET max operating current	VCONN = 3.0 V - 5.5 V			40	mA	
R _{dis-vconn}	Discharge resistor		2.5	4	5	kΩ	
OCP _{TH_VCONN}	OCP threshold		40	47	55	mA	
t _{OCP_VCONN}	OCP response time			0.9	2	μs	

DS13618 - Rev 5 page 8/27



5 Electrical characteristic curves



Note: Test conditions for Figure 7 and Figure 8: TCPP03-M20 is in hibernate mode VCC_VCONN = ENABLE = 0 V, VBUS = 5 V.

CC1

| CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | CC1 | C

Figure 9. CC line (CC1 or CC2) OVP response time

Note: Test conditions for Figure 9: TCPP03-M20 in normal mode VCC_VCONN = +5 V, ENABLE = 3.3 V, VBUS = 0 V.

DS13618 - Rev 5 page 9/27



6 Functional description

6.1 Overview

The TCPP03-M20 is a cost effective solution to protect microcontrollers featuring built-in USB-C power delivery (UCPD) controller or other low voltage power delivery controller. It is especially adapted to dual role power, dual role data applications but also for sink applications requiring a current sense functionality.

6.2 Power modes

The TCPP03-M20 embeds three distinct power modes controlled by the UCPD controller via the I2C bus.




Figure 10. Power mode process

DS13618 - Rev 5 page 10/27



Table 11. Power modes versus power supply

VCC_VCONN	ENABLE	I _{DC} VCC_VCONN	I _{DC} ENABLE	Mode	Comments
X	0 V	0 μΑ	0 μΑ ⁽¹⁾	OFF (reset)	Dead batteries enabled FLGn indicates VBUS voltage I2C inactive / I2C registers reset
X	1.8 V ±5%, or 3.3 V ±10%	0 μΑ	0 μΑ ⁽¹⁾	Wake-up / Hibernate	Dead batteries enabled FLGn indicates VBUS voltage I2C active Default state at start-up
X	1.8 V ±5%, or 3.3 V ±10%	0 μΑ	< 10 μA ⁽¹⁾	Low power	Dead batteries disabled High ohmic CC => No PD communication possible OVP protection by clamping FLGn indicates VBUS voltage I2C active
2.7 V to 5.5 V	1.8 V ±5%, or 3.3 V ±10%	2.7 mA	< 30 µA ⁽¹⁾	Normal	Dead batteries disabled Full performance mode I2C active FLGn indicates failures

^{1.} Dynamic currents of I2C interface have to be added to the values indicated when the I2C bus is used.

Table 12. TCPP03-M20 states versus power modes

Power mode	CC switches	OVP CC	Dead batteries	Gate driver consumer	Gate driver provider	OVP VBUS	FLGn	I2C	I _{ANA}	OCP VBUS	V _{CONN} VBUS Dis.	Comment
OFF	OFF	NA	ON	ON ⁽¹⁾	OFF	ON	VBUS connect	OFF	OFF	OFF	OFF	TCPP not powered
Wake- up / Hibernate	OFF	NA	ON	Controlled by I2C	OFF	ON	VBUS connect	ON	OFF	OFF	OFF	Default state at start-up
Low power	High ohmic	5 V clamp	OFF	Controlled by I2C	OFF	ON	VBUS connect	ON	OFF	OFF	OFF	Signaling only
Normal	Full perf.	Active OVP	OFF	Controlled	d by I2C	ON	Failure flags	ON	ON	ON	Controlled by I2C	PD communication active

^{1.} Consumer (sink) gate driver is self biased with VBUSc voltage

DS13618 - Rev 5 page 11/27



6.3 I2C

6.3.1 I2C registers

The I2C address used by TCPP03-M20 is 0110 10x, with LSB = 'x'.

The LSB bit of the I2C address is set when connecting TCPP03-M20 pin I2C_ADD to GND (for LSB = '0') or VddIIO (for LSB = '1').

Figure 11. I2C registers

			<u>I2</u>	C add	<u>ress</u> : 0110 10	x, x=LSB					
					Power					VCONN	I switch
			PM2	PM1	Mode			V2	V1	VC2	VC1
	VCONND=1: • VCONN	VBUSD=1: • VBUS	0	0	Hibernate	GDC=1: • Switch load	GDP=1: Switch load	0	0	Open	Open
	discharge ON VCONND=0:	discharge ON VBUSD=0:	1	0	Low power	opened	closed GDP=0:	1	0	Close	Open
	 VCONN discharge OFF 	VBUS discharge OFF	0	1	Normal	GDC=0: Switch load	 Switch load 	0	1	Open	Close
		discharge of 1	1	1	Not Used	closed	opened	1	1	Open	Open
Writing register (address = 0)	VCONN DISCHARGE (VCONND)	VBUS DISCHARGE (VBUSD)	PM2 Power Mo		PM1 Power Mode 1	Gate Driver Consumer (GDC)	Gate Driver Provider (GDP)	٧	′2	,	/1
Reading register n°1 (address = 1) Flags are set to '1' when active	VCONN DISCHARGE Acknowledge	VBUS DISCHARGE Acknowledge	PM2 Acknow		PM1 Acknowledge	Gate Driver Consumer Acknowledge	Gate Driver Provider Acknowledge		ONN2 wledge	VCC Ackr	NN1 owledge
Reading register n°2 (address = 2) Flags are set to '1'	0 => TCPP03 1 => TCPP02	0	FLG VBUS		FLGn OVP_CC	FLGn OTP	FLGn OVP_VBUS		_Gn _VBUS	1	.Gn VCONN
when active	Bit 7	Bit 6	Bit 5		Bit 4	Bit 3	Bit 2	Bit	1	Bir	0

6.3.2 I2C data rate

The I2C slave data rate is limited to 1 Mbps.

6.3.3 I2C voltage selection

I2C voltage is set by the voltage applied on ENABLE pin (1.8 V or 3.3 V).

DS13618 - Rev 5 page 12/27



7 Protection features

TCPP03-M20 embeds protection features for dual role power (DRP), dual role data (DRD) applications, as required by:

- USB-C specification
- USB power delivery specification 3.1
- International electrotechnical commission (IEC)

7.1 FLGn pin description

FLGn pin is an open-drain output flag in steady state, it must be left floating when not connected.

In hibernate and low power modes FLGn indicates voltage presence on VBUS.

In normal mode, FLGn indicates an error (OVP, OCP or OTP): I2C registers must be read to identify the error. Recovery for each error type is described in each section of below paragraphs.

7.2 How to protect against ESD (electrostatic discharge) applied on the USB Type-C connector?

Electrostatic discharges can be conducted by the USB Type-C connector and may damage the electronic circuitry of the application.

The TCPP03-M20 integrates ESD protection for CC1 and CC2 lines up to +8 kV contact discharge (IEC 61000-4-2), associated with an external 100 nF - 50 V capacitor on C_{BIAS} pin.

7.3 VBUS management

An overvoltage protection is required on VBUS when the absolute maximum ratings of your power management integrated circuit is below the maximum voltage that can be applied on VBUS.

Until now, it was common to find the protection circuit inside a controller dedicated to USB-C power delivery. However, by supporting USB-C PD with an embedded module inside an MCU and a companion Type-C port protection device, you can lower your bill of material and facilitate the transition, without requiring an expensive USB-C PD ASIC controller. One of the reasons the MCU and TCPP03-M20 bundle is such a compelling financial proposition is that the latter device integrates the VBUS gate drivers, which enable the use of cost-effective and smaller N-MOSFETs, instead of the P-MOSFETs usually used by ASIC controllers.

This is an added value of TCPP03-M20, specially when the VBUS line is misfed if a defective charger is stuck at a higher voltage than negotiated or a defective cable is inserted.

Overvoltage protection is always required on the VBUS line to prevent against a voltage higher than negotiated on the VBUS.

This use case can occur even when power delivery is not used i.e when the VBUS voltage is 5 V.

7.3.1 VBUS turn-on

VBUS turn-on time after I2C command is achieved in t_{ON} = 1 ms (see Figure 7).

DS13618 - Rev 5 page 13/27



7.3.2 VBUS UVLO (under voltage lock out)

This block continuously monitors VBUS voltage. It acts as:

- An UVLO (under voltage lock out) for the VBUS circuitry: OVP_VBUS and consumer gate driver are enabled once the VBUS voltage reaches VBUS_UVLO voltage level (2.4 V typ.)
- It signals to the I2C block the presence of a voltage on VBUS when the VBUS voltage reach VBUS_UVLO voltage level (2.4 V typ.)

7.3.3 VBUS OVP turn-on and turn-off

When V_{SENSE} pin voltage goes above V_{OVP_TH} , OVP is turned ON in less than 95 ns ($t_{OVP_ON_VBUS}$ typical value), and FLGn pin goes to 'low-Z' state.

Fast shut-down is enabled by TCPP03-M20 gate driver by shorting the MOSFET gate and source pin. As a result, source pin goes safely to 0 V and I2C register is updated with relevant value.

OVP recovery is ensured after a typical delay of 64 μ s: the external power mosfet is turned-on and Flag pin FLGn goes back to Hi-Z state after the end of the OVP condition.

7.3.4 How to set TCPP03-M20 OVP threshold according to VBUS maximum voltage allowed by the application

As shown in Figure 4, R1 / R2 bridge gives an image of VBUS voltage to set TCPP03-M20 OVP threshold. With fixed R1 value (10 k Ω), the table provides R2 values for various TCPP03-M20 OVP threshold according to VBUS maximum voltage allowed by the application.

R2	VBUS max.	P max.
2.4 kΩ	6 V	15 W
1.3 kΩ	10 V	27 W
976 Ω	13 V	36 W
732 Ω	17 V	45 W
560 Ω	22 V	100 W

Table 13. R2 values versus VBUS OVP threshold when R1 = 10 k Ω

7.4 VBUS current sense (I_{ANA} pin)

The I_{ANA} output pin is active only in normal mode.

The I_{ANA} output can be connected directly to the STM32 ADC input because it is internally biased by EN pin.

The I_{ANA} output voltage is lower than 1.8 V to be compatible with 1.8 V and 3.3 V MCU I/O.

DS13618 - Rev 5 page 14/27



7.5 V_{BUS} analog current measurement and bidirectional OCP

The over current protection on VBUS is bidirectional i.e active for both consumer (i.e sink or UFP application) and provider (i.e source or DFP application) power paths.

VBUS OCP threshold is set by external serial resistor on VBUS. The gain for the analog reading is set to 42 V/V. The OCP VBUS is biased by VCC_VCONN and works only in normal mode.

Equivalent block diagram in TCPP03-M20 for V_{BUS} analog current measurement and OCP is given here after:

R_S = external resistance

High side amplifier

OCP

ANA

ANA

Provider path

VBUSc

VBUSc

VBUSc

VCC_VCONN

VCC_VCONN

Figure 12. Equivalent block diagram in TCPP03-M20

Table 14. Recommended values

Typical current	VBUS OCP threshold	Rs - Sense resistor (normalized values)
0.5 A	0.9 A	47 mΩ
1.5 A	1.9 A	22 mΩ
3.0 A	4.2 A	10 mΩ
5.0 A	6.0 A	7 mΩ

The OCP is biased continuously: inrush current magnitude is controlled by the user through an external capacitor. Please refer to the X-NUCLEO-DRP1M1 user manual for more informations on external capacitor to control the insrush current magnitude.

If an OCP event occurs:

- V_{CONN} switches, CC switches and gate drivers are shutting down
- During up to 40 μs typ., this OCP alarm is held (no recovery is possible)
- After this delay, CC switches are turned ON but V_{CONN} switches and gate drivers are held OFF

The system can be restarted only with a recovery word sent by the MCU via the I2C bus.

The FLGn signal stays low as long as the recovery word has not been sent

The recovery word is described in the next paragraph

DS13618 - Rev 5 page 15/27






Figure 13. Typical chronograms of TCPP03-M20 VBUS OCP

Note:

- In case of VBUS OCP event, the TCPP03-M20 switches OFF:
 - V_{CONN} switches
 - VBUS gate driver (provider and consumer)
 - V_{CONN} and V_{BUS} discharge paths are activated
 - CC lines remain active
- It is signaled to the user by several ways:
 - I2C corresponding state bits are cleared (i.e. VCONN1_ACK = 0, VCONN2_ACK = 0...)
 - I2C relevant OCP flag is set (FLGn_OCP_VBUS is the OCP event coming from VBUS switch for example)
 - Failure flag pin (FLGn) is active (i.e. in LowZ state)
- After a delay of up to 40 µs, recovery word can be written and the MCU can resume a start-up procedure.

Table 15. VBUS OCP recovery bit sequence table

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0	0	PM2	PM1	1	0	0	0

Refer to Figure 11 more further information.


DS13618 - Rev 5 page 16/27



7.6 V_{CONN} OCP

- At start-up, a soft start sets the tripping current to about 590 mA during 512 µs min. (1ms max.)
- After this delay, the soft start is ended and the normal OCP threshold occurs (50 mA)
- If an OCP event occurs:
 - V_{CONN} switches, CC switches and gate drivers are shutting down
 - During up to 40 μs, this OCP alarm is held (no recovery is possible)
 - After this delay, CC switches are turned ON but V_{CONN} switches and gate drivers are held OFF. The system can be restarted only with a recovery word send by the MCU via the I2C bus.
 - The FLGn signal stays low as long as the recovery word has not been sent

Figure 14. V_{CONN} OCP chronograms



After a delay up to 40 µs, recovery word can be written and the MCU can resume a start-up procedure.

Table 16. V_{CONN} OCP recovery bit sequence table

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0	0	PM2	PM1	1	0	0	0

Refer to Figure 11 more further information.

7.7 CC line OVP

7.7.1 CC lines short to VBUS

USB Type-C standard specifies a pitch of 0.5 mm between connector pins. Considering tolerances on the connector dimensions, the distance between two pins can be as low as 0.21 mm.

VBUS pin being adjacent to the CC pins, when removing the USB Type-C plug from the connector, VBUS can be shorted to CC lines and apply a voltage higher than specified for CC lines.

Over voltage protection is needed on the CC lines because VBUS typical voltage can be as high as 20 V while CC pins are usually 5 V tolerant I/Os on low voltage USB-PHY controllers.

The TCPP03-M20 integrates this protection against CC lines short to VBUS thanks to an overvoltage protection (integrated FET).

When the voltage on the CC line goes above V_{TH_CC} , the OVP on CC line turns-on in less than 60ns (t_{OVP_CC}) and FLGn pin goes to '0' state.

When the OVP event disappears, the OVP on the CC line is turned-off and the FLGn pin goes back to 'Hi-Z' state.

DS13618 - Rev 5 page 17/27



7.8 VBUS discharge

VBUS discharge is activated via I2C bus and controlled via firmware by the USB-C power delivery controller.

The VBUS discharge feature allows to discharge 10 μF in less than 220 ms (t_{DIS VBUS}).

This discharge time is in line with USB-C specification:

Table 17. Common source electrical parameters from USB-C specification

Parameter	Description	Min.	Тур.	Max.	Units
tSafe0V	Time to reach vSafe0V max.	-	-	650	ms
tSafe5V	Time to reach vSafe5V max.	-	-	275	ms

7.9 V_{CONN} discharge

V_{CONN} discharge is activated via I2C bus and controlled via firmware by the USB-C power delivery controller.

The V_{CONN} discharge feature integrated in TCPP03-M20 allows to discharge V_{CONN} in R_{DIS_VCONN} < 5.5 k Ω , as per USB-C specification table extracted below:

Table 18. V_{CONN} source characteristics from USB-C power delivery specification

Parameter	Min.	Max.	Notes
R _{dch}	30 Ω	6120 Ω	Discharge resistance applied in UnattachedWait.SRC between the CC pin being discharged and GND.

Note:

- V_{CONN} discharge is activated and stopped via I2C software from USB-PD controller
- To avoid short-circuit, V_{CONN} discharge cannot be activated if V_{CONN} switch are closed
- The last active CC pin used for V_{CONN} is discharged.

7.10 OTP (over temperature protection)

Above 150°C, the OTP triggers the FLGn pin.

OVP and OCP on VCONN, CC lines, VBUS are shut down.

Auto recovery is ensured when the temperature goes back below OTP threshold.

DS13618 - Rev 5 page 18/27



8 USB-C dual role power schematic example

THE CONTROLLED TO THE CONTROLL

Figure 15. Schematic extract of nucleo expansion board X-NUCLEO-DRP1M1 using TCPP03-M20

8.1 External components description

Table 19. Schematic description

Component reference	Component name or value	Description
D1	ESDA25P35-1U1M	TVS protecting against 25 A 8/20 µs surge waveforms and ESD transients (see Transient voltage suppressor on VBUS).
C1, C2	330 pF, 25 V	EMI capacitor, required to comply with USB-C specification.
C3	100 nF, 50 V	X7R ESD protection capacitance with low ESL required to comply with USB-C specification.
C13	2.2 μF, 50 V	VBUSc bulk capacitance, required in the USB-C power delivery specification.
R5	0.007 Ω	Serial resistor which value sets the VBUS OCP threshold.
R1		
R2 or R14 or R15 or R16 or R17	See Table 13	Resistor bridge to set VBUS OVP threshold.

DS13618 - Rev 5 page 19/27



8.2 Bulk capacitance

USB-C power delivery specification defines cSnkBulk and cSrcBulk capacitances as the sum of bulk capacitances on both sides of the ohmic path of VBUSc.

To insure compliance with the standard and TCPP03-M20 protection performances, it is mandatory to place this capacitance on VBUSc, as close as possible to the USB-C connector with a value of $2.2~\mu\text{F}$ - 50~V.

DS13618 - Rev 5 page 20/27



9 Package information

To meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions, and product status are available at: www.st.com. ECOPACK is an ST trademark.

9.1 QFN-20L package information

Figure 16. QFN-20L 4.0 x 4.0 x 0.75 mm package outline




Table 20. QFN-20L package mechanical data

Ref.	Dimensions in millimeters					
Nei.	Min.	Тур.	Max.			
А	0.70	0.75	0.80			
A1		0.02	0.05			
A3	0.20 REF.					
b	0.18	0.25	0.30			
D	3.95	4.00	4.05			
D2	1.95	2.10	2.20			
E	3.95	4.00	4.05			
E2	1.95	2.10	2.20			
е		0.50 BSC				
L	0.45	0.55	0.65			
K	0.20					

DS13618 - Rev 5 page 21/27




Figure 18. Marking layout


EE: ECO level MMMM: Marking


PPP: Assembly location Y: Year WW: week

Pin 1 located according to EIA-481

Note: Pocket dimensions are not on scale Pocket shape may vary depending on package








DS13618 - Rev 5 page 22/27



Figure 23. Tape outline



Note: Pocket dimensions are not on scale Pocket shape may vary depending on package

Table 21. Tape dimension values

	Dimensions						
Ref.	Millimeters						
	Min.	Тур.	Max.				
D0	1.5	1.55	1.6				
D1	1.5						
F	5.4	5.5	5.6				
К0	1.0	1.1	1.2				
P0	3.9	4.0	4.1				
P1	7.9	8.0	8.1				
P2	1.9	2.0	2.1				
W	11.7	12	12.3				

DS13618 - Rev 5 page 23/27



10 Ordering information

Table 22. Ordering information

Order code	Marking	Package	Weight	Base qty.	Delivery mode
TCPP03-M20	TCPP03	QFN-20L 4.0 x 4.0 x 0.75 mm	36.1 mg	3000	Tape and reel

DS13618 - Rev 5 page 24/27



Appendix A Appendix A Reference documents

Table 23. Reference documents

Doc name	ID	Title
TA0357	DM00496853	Overview of USB Type-C and Power Delivery technologies.
AN5225	DM00536349	USB Type-C® Power Delivery using STM32 MCUs and MPUs.
AN4871	DM00294046	USB Type-C® protection and filtering.
AN3353	DM00023467	IEC 61000-4-2 standard testing.

Table 24. Associated expansion boards

Expansion board	Part number	SW expansion board	USB type-C application
X-NUCLEO-SNK1M1	TCPP01-M12	X-CUBE-TCPP	Sink, UFP, consumer
X-NUCLEO-SRC1M1	TCPP02-M18		Source, DFP, provider
X-NUCLEO-DRP1M1	TCPP03-M20		DRP, dual role power
			DRD, dual role data
			Sink requiring current sense and OCP

Table 25. Certifications and tools

Reference	Description
TID6408	https://groups.usb.org/cas/login?service=https%3A//cms.usb.org/casservice%3Fdestination%3D/usb_device/certificate/43767
wiki.st.com	https://wiki.st.com/stm32mcu/wiki/Category:USB_Power_Delivery
github.com	https://github.com/STMicroelectronics/x-cube-tcpp

DS13618 - Rev 5 page 25/27



Revision history

Table 26. Document revision history

Date	Revision	Changes
21-Jun-2021	1	Initial release.
04-Oct-2021	2	Updated Features, Table 6 and Table 26.
01-Jun-2023	3	Added note in <i>Table 6</i> . Minor text changes. Minor text changes.
27-Jan-2025	4	Updated Iana Gain in Table 7 .
25-Sep-2025	5	Updated Figure 1.

DS13618 - Rev 5 page 26/27



IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice.

In the event of any conflict between the provisions of this document and the provisions of any contractual arrangement in force between the purchasers and ST, the provisions of such contractual arrangement shall prevail.

The purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

The purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of the purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

If the purchasers identify an ST product that meets their functional and performance requirements but that is not designated for the purchasers' market segment, the purchasers shall contact ST for more information.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2025 STMicroelectronics – All rights reserved

DS13618 - Rev 5 page 27/27