

Datasheet

High temperature, high voltage, precision, bidirectional current sense amplifiers



Features

- Wide common mode voltage: 20 to 70 V
- Offset voltage: ± 200 μV max.
- 2.7 to 5.5 V supply voltage
- Different gain available
 - TSC2010H: 20 V/VTSC2011H: 60 V/V
 - TSC2012H: 100 V/V
- Gain error: 0.3% max.
- Offset drift: 5 μV/°C max.
- Quiescent current: 20 µA in shutdown mode
- SO8 package
- -40 to +150 °C temperature range

Product status link

TSC2010H, TSC2011H, TSC2012H

Applications

- · High-side current sensing
- Low-side current sensing
- · Industrial process control
- Motor control
- Solenoid control

Description

The TSC2010H, TSC2011H and TSC2012H are precision bidirectional current sense amplifiers. They can sense the current thanks to a shunt resistor over a wide range of common mode voltages, from - 20 to + 70 V, whatever the supply voltage is. They are available with an amplifier gain of 20 V/V for TSC2010H, 60 V/V for TSC2011H and 100 V/V for TSC2012H.

They are able to sense very low drop voltages as low as 10 mV full scale minimizing the measurement error.


The TSC2010H, TSC2011H and TSC2012H can also be used in other functions such as: precision current measurement, overcurrent protection, current monitoring, and feedback loops.

This device fully operates over the broad supply voltage range from 2.7 to 5.5 V and over the industrial temperature range from -40 to 150 °C.



Diagram

Figure 1. Block diagram



DS13791 - Rev 2 page 2/49



2 Pin configuration

Figure 2. Pin connection (top view)




Table 1. Pin description

Pin	Pin name	Description
1	IN -	Negative input
2	GND	Ground
3	VREF2	Reference voltage 2
4	SHDN	Shutdown
5	OUT	Output
6	VCC	Supply voltage
7	VREF1	Reference voltage 1
8	IN +	Positive input

DS13791 - Rev 2 page 3/49



Maximum ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{CC}	Supply voltage (1)	-0.3 to 7	V
V _{ICM}	Common mode voltage on input pins	-25 to 76	V
V _{DIF}	Differential voltage between input pins (In+, In-)	7	V
V _{REF1} V _{REF2} V _{OUT}	Voltage present on pins REF1, REF2, OUT	Gnd - 0.3 to V _{cc} + 0.3	V
I _{IN}	Input current to any pins (2)	5	mA
T _{STG}	Storage temperature	-65 to 150	°C
TJ	Junction temperature	160	°C
R _{THJA}	Thermal resistance junction to ambient (3)(4) SO8	125	°C/W
ESD	Human body model (HBM) (5)	2000	V
LSD	Charged device model (CDM) (6)	1000	V

- 1. All voltage values, except the differential voltage are with respect to the network ground terminal.
- 2. Input voltage can go beyond supply voltage but input current must be limited. Using a serial resistor with the input is highly recommended in that case.
- 3. Short-circuits can cause excessive heating and destructive dissipation.
- 4. R_{th} are typical values.
- 5. According to JEDEC standard JESD22-A114F.
- 6. According to ANSI/ESD STM5.3.1.

Table 3. Operating conditions

Symbol	Parameter	Value	Unit
V _{cc}	Supply voltage	2.7 to 5.5	V
V _{icm}	Common mode voltage on input pins	-20 to +70	V
V _{ref}	Output offset adjustment range	0 to V _{cc}	V
Т	Operating free-air temperature range	-40 to 150	°C

DS13791 - Rev 2 page 4/49



4 Electrical characteristics

Table 4. Electrical characteristics V_{cc} = 2.7 V, V_{icm} = 12 V, T = 25 °C (unless otherwise specified)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Power supp	ly					
	Current consumption	V _{icm} = -20 to 70 V		1.5	2.3	
		$T_{min} < T < T_{max}$			2.3	mA
I _{cc}	Current consumption with	V _{icm} = -20 to 70 V		20	50	
	shutdown active	$T_{min} < T < T_{max}$			150	μA
nput						
		V _{icm} = 1 V			200	
D. / . I	0.5 (1)	$T_{min} < T < T_{max}$			825	.,
V _{os}	Offset voltage (RTI) (1)	V _{icm} = 12 V			500	μV
		$T_{min} < T < T_{max}$			1300	
		V _{icm} = 1 V, T _{min} < T < T _{max}			5	μV/°C
ΔV _{os} /ΔT	Offset drift vs. temperature	V _{icm} = 12 V, T _{min} < T < T _{max}			8	
		V _{icm} = -20 to 70 V, DC mode	90	115		dB
CMR	Common mode rejection	$T_{min} < T < T_{max}$	80			
		V _{icm} = 12 V		350		
I _{ib+}	Input bias current	$T_{min} < T < T_{max}$, $V_{icm} = -20 \text{ to } 70 \text{ V}$	-400		600	
		V _{icm} = 12 V		100		μA
l _{ib-}	Input bias current	$T_{min} < T < T_{max}$, V_{icm} = -20 to 70 V	-150		350	
		TSC2010H			123.6	
		$T_{min} < T < T_{max}$			122.4	
11/	V _{sense} operating range with	TSC2011H			40.5	>/
V _{sense}	Eg ≤ 0.3% ⁽²⁾	$T_{min} < T < T_{max}$			39.3	mV
		TSC2012H			23.9	-
		$T_{min} < T < T_{max}$			22.7	
Output						
		TSC2010H		20		
G	Gain	TSC2011H		60		V/V
		TSC2012H		100		
E~	Cain arrar va tamparatura	ΔV_{out} = 100 mV to (V_{cc} - 100 mV)			0.3	0/
Eg	Gain error vs. temperature	$T_{min} < T < T_{max}$			0.3	%
ΔEg/ΔT	Gain error drift	T _{min} < T < T _{max}			25	ppm/°0
NLE	Linearity error	V _{icm} = 12 V		0.03		%
\/ \/	Dana walka a a di di di	I _{source} = 0.2 mA		8	15	mV
V _{cc} - V _{oh}	Drop voltage output high	$T_{min} < T < T_{max}$	n < T < T _{max}		20	

DS13791 - Rev 2 page 5/49



Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit	
.,		I _{sink} = 0.2 mA		12	20		
V _{ol}	Output voltage low	$T_{min} < T < T_{max}$			30	mV	
		Sink mode	12	20	25		
		$T_{min} < T < T_{max}$	8		30		
l _{out}	Output current	Source mode	6	10	14	mA	
		$T_{min} < T < T_{max}$	4		17		
Reg Load	Load regulation	I _{out} = -10 to +4 mA		0.3	1.5	mV/m	
FFSET adj	ustment						
R _t	Ratiometric accuracy			0.5		V/V	
Acc	Accuracy, RTO	Voltage applied to Vref1 and Vref2 in parallel		0.1		%	
/namic pe	rformances						
		$R_{l} = 10 \text{ k}\Omega, C_{l} = 100 \text{ pF}$					
		TSC2010H	600	750			
		TSC2010H, T _{min} < T < T _{max}	270			kHz	
BW	Small signal -3 dB bandwidth	TSC2011H	500	620			
2	J J	TSC2011H, T _{min} < T < T _{max}	225				
		TSC2012H	330	415			
		TSC2012H, T _{min} < T < T _{max}	150				
		$R_{l} = 10 \text{ k}\Omega, C_{l} = 100 \text{ pF}, V_{icm} = 1 \text{ V}$					
		TSC2010H, Vsense = 120 mV	3.0	3.9			
		TSC2010H, T _{min} < T < T _{max}	2.25			V/µs	
SR	Slew rate	TSC2011H, Vsense = 40 mV	2.7	3.5			
0.1		TSC2011H, T _{min} < T < T _{max}	2.1			· · · · ·	
		TSC2012H, Vsense = 24 mV	2.0	2.8			
		TSC2012H, T _{min} < T < T _{max}	1.5				
	Noise, RTI	0.1 Hz to 10 Hz	1	37		μVрј	
En	Spectral density, RTI	f = 1 kHz		100		nV/√⊦	
utdown fu	unction (active high)						
V _{il}	Logical low level		0		0.3xV _{cc}		
V _{ih}	Logical high level		0.7xV _{cc}		V _{cc}	V	
l _{ih}	Leakage current	V _{shdn} = V _{cc} (shutdown mode)		0.9		μA	
		$V_{shdn} = 2.7 \text{ V to 0 V, R}_{I} = 10 \text{ k}\Omega$					
T _{on}	Turn-on time	TSC2011H		6		μs	
		TSC2010H, TSC2012H		8			
		$V_{shdn} = 0 \text{ V to } 2.7 \text{ V, } R_{I} = 10 \text{ k}\Omega$					
T_{off}	Turn-off time	TSC2011H		4		μs	
- •	Tani on unio	TSC2010H, TSC2012H		5			

DS13791 - Rev 2 page 6/49



Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
l _{out}	Output leakage current	Shdn active		50		nA

- 1. RTI stands for "Related to input".
- 2. $V_{\text{sense}} = (V_{in+}) (V_{in-})$.

page 7/49



Table 5. Electrical characteristics (V_{cc} = 5 V, V_{icm} = 12 V, T = 25 °C unless otherwise specified)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Power supp	oly					
		V _{icm} = -20 to 70 V		1.6	2.4	
	Current consumption	$T_{min} < T < T_{max}$			2.4	mA
I _{cc}	Current consumption with	V _{icm} = -20 to 70 V		20	50	_
	shutdown active	$T_{min} < T < T_{max}$			150	μA
SVR	Supply voltage rejection	V _{cc} = 2.7 to 5.5 V T _{min} < T < T _{max}	80 75	100		dB
Input						
		V _{icm} = 1 V			200	
		$T_{min} < T < T_{max}$			825	
V _{os}	Offset voltage (RTI) (1)	V _{icm} = 12 V			500	μV
		$T_{min} < T < T_{max}$			1300	
		V _{icm} = 1 V, T _{min} < T < T _{max}			5	
ΔV _{os} /ΔT	Offset drift vs. temperature	V _{icm} = 12 V, T _{min} < T < T _{max}			8	μV/°C
		V _{icm} = -20 to 70 V, DC mode	90	120		
CMR	Common mode rejection	$T_{min} < T < T_{max}$	80			dB
		V _{icm} = 12 V		350	600	
I _{ib+}	Input bias current	$T_{min} < T < T_{max}$, $V_{icm} = -20 \text{ to } 70 \text{ V}$	-400			
		V _{icm} = 12 V		100		μΑ
l _{ib-}	Input bias current	T_{min} < T < T_{max} , V_{icm} = -20 to 70 V	-150		350	
		TSC2010H			238.3	
		$T_{min} < T < T_{max}$			237.1	
IV/ I	V _{sense} operating range with	TSC2011H			78	m) /
V _{sense}	Eg ≤ 0.3% ⁽²⁾	$T_{min} < T < T_{max}$			77.6	mV
		TSC2012H			46.9	
		$T_{min} < T < T_{max}$			45.7	
Output						
		TSC2010H		20		
G	Gain	TSC2011H		60		V/V
		TSC2012H		100		
Fa	Cain arrar va tamparatura	ΔV_{out} = 100 mV to (V_{cc} - 100 mV)			0.3	0/
Eg	Gain error vs. temperature	$T_{min} < T < T_{max}$			0.3	3
ΔEg/ΔT	Gain error drift	$T_{min} < T < T_{max}$			25	ppm/°
NLE	Linearity error	V _{icm} = 12 V		0.03		%
\/ \/	Deep valte as sister (1)	I _{source} = 0.2 mA		15	30	
V _{cc} - V _{oh}	Drop voltage output high	$T_{min} < T < T_{max}$			35	mV
	Output voltage levi	I _{sink} = 0.2 mA		26	40	\ /
V _{ol}	Output voltage low	$T_{min} < T < T_{max}$			50	mV

DS13791 - Rev 2 page 8/49



Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit	
		Sink mode	25	36	50		
		$T_{min} < T < T_{max}$	15		60		
l _{out}	Output current	Source mode	12	25	45	mA	
		$T_{min} < T < T_{max}$	8		55		
Reg Load	Load regulation	I _{out} = -10 to +10 mA		0.3	1.5	mV/m/	
FFSET adj	ustment						
R _t	Ratiometric accuracy			0.5		V/V	
Acc	Accuracy, RTO	Voltage applied to Vref1 and Vref2 in parallel		0.1		%	
ynamic pe	rformance						
		R _I = 10 kΩ, C _I = 100 pF					
		TSC2010H	650	820			
		TSC2010H, T _{min} < T < T _{max}	300				
BW	Small signal -3 dB bandwidth	TSC2011H	600	750		kHz	
		TSC2011H, T _{min} < T < T _{max}	270				
		TSC2012H	390	490			
		TSC2012H, T _{min} < T < T _{max}	180				
		$R_{l} = 10 \text{ k}\Omega, C_{l} = 100 \text{ pF}, V_{icm} = 1 \text{ V}$					
		TSC2010H, Vsense = 230 mV	5.7	7.5			
		TSC2010H, T _{min} < T < T _{max}	3.6	- 1.0			
SR	Slew rate	TSC2011H, Vsense = 78 mV	5.4	7		V/µs	
	Sion rate	TSC2011H, T _{min} < T < T _{max}	3.4	•		., μο	
		TSC2012H, Vsense = 47 mV	4.4	5.2			
		TSC2012H, T _{min} < T < T _{max}	2.6	0.2			
	Noise, RTI	0.1 Hz to 10 Hz		37		μVpr	
En	Spectral density, RTI	f = 1 kHz		100		nV/√⊦	
hutdown fu	unction (active high)						
V _{il}	Logical low level		0		0.3xV _{cc}		
V _{ih}	Logical high level		0.7xV _{cc}		V _{cc}	V	
l _{ih}	Leakage current	V _{shdn} = V _{cc} (shutdown mode)		1.2		μA	
	-	V_{shdn} = 5 V to 0 V, R_{l} = 10 k Ω					
T _{on}	Turn-on time	TSC2011H		6		μs	
±::		TSC2010H, TSC2012H		8			
		$V_{shdn} = 0 \text{ V to 5 V}, R_I = 10 \text{ k}\Omega$					
T_{off}	Turn-off time	TSC2011H		4		μs	
VII		TSC2010H, TSC2012H					

^{1.} RTI stands for "Related to input".

DS13791 - Rev 2 page 9/49

^{2.} $V_{sense} = (V_{in+}) - (V_{in-})$.



4.1 Typical characteristics

The TSC2011H is used for typical characteristics, unless otherwise noted.






Figure 4. Supply current vs. input common mode 1.9 Vref=Vcc/2 Vsense=0V T=25°C 1.8 1.7 Supply current (mA) Vcc=5V 1.6 Vcc=3.3V 1.5 Vcc=2.7V 1.4 1.3 -20 -10 0 10 20 30 40 50 60 70 Vicm (V)






DS13791 - Rev 2 page 10/49



Figure 7. Input bias current vs. input common mode with shutdown active 400 300 libp 200 100 libn lib (µA) 0 -100 -200 Vref=Vcc/2 SHDN=Vcc Vsense=0V T=25 °C -300 -400 <u></u> -20 Vcc=2.7 to 5.5V -10 10 20 30 40 60 Vicm (V)

Figure 8. Input bias current vs. temperature V_{CC} = 2.7 V 600 500 400 300 libp 25 ℃ libp -40 ℃ 200 100 (YT) 0 91 -100 libn [-40°:150°] -200 -300 libp 125°C -400 Vref=V_{CC}/2 libp 150 ℃ Vsense=0V -500 Vcc=2.7V -600 -20 -10 10 20 30 50 60 0 70 Vicm(V)






Figure 10. Input offset voltage vs. temperature

DS13791 - Rev 2 page 11/49



Figure 11. Input offset voltage vs. input common mode with V_{CC} = 2.7 V




Figure 12. Input offset voltage vs. input common mode with $V_{CC} = 5 \text{ V}$




Figure 13. Input offset voltage vs. supply voltage





Figure 14. Output current vs. output voltage



DS13791 - Rev 2 page 12/49



Figure 15. Output current vs. temperature with V_{CC} = 5 V




Figure 16. Output current vs. temperature with V_{CC} = 2.7 V




Figure 17. V_{oh} and V_{ol} vs. input common mode voltage with V_{CC} = 5 V





Figure 18. (Output voltage + V_{ref}) vs. V_{sense} unidirectional with V_{CC} = 5 V




DS13791 - Rev 2 page 13/49




Figure 19. (Output voltage + V_{ref}) vs. V_{sense} bidirectional with $V_{CC} = 5 V$ 6.0 5.4 Vref=Vcc/2 Vcc=5V 4.8 T=25°C Bidirectionnal 4.2 3.6 (5) 3.0 to 2.4 1.8 1.2 0.6 0.0 -0.6 -50 **-40** -30 **-20** -10 0 20 30 40

Vsense (mV)

Figure 20. Output rail linearity vs. load with $V_{CC} = 5 \text{ V}$ 5.5 Vcc=5V Vicm=12V No load RI=10kΩ Vref=Vcc/2 5.0 T=25°C RI=1kΩ 0.0 $Rl=2k\Omega$ RI=4.7k Ω -0.5 35 5 4 6 5 ည 20 Vsense (mV)






DS13791 - Rev 2 page 14/49





Figure 23. Gain error vs. input common mode 0.30 0.25 0.20 0.15 0.10 0.05 0.00 0.05 -0.10 Vcc=2.7V Vcc=3.3V -0.10 Vcc=5V -0.15 Vref=Vcd/2 -0.20 T=25°C -0.25 -0.30 -20 -10 0 10 20 30 40 50 60 70 Vicm (V)

Figure 24. Gain error vs. input common mode and temperature 0.30 0.25 T=150°C 0.20 0.15 T=125°C 0.10 error(%) 0.05 T=25°C 0.00 -0.05 T=-40°C -0.10 -0.15 Vref=Vcd/2 -0.20 vcc=5V -0.25 -0.30 20 30 Vicm (V) -20 -10 40 50 60 0 10

Figure 25. Load regulation with $V_{CC} = 5 V$ 1.30 Isource Isink 1.25 Vicm=70V Vout (V) Vicm=12V 1.20 Vicm=-20V 1.15 Vref=Vcc/2 Vicm=0V Vsense=19.8mV Vcc=5V T=25°C 1.10 -15.0 -10.0 -5.0 0.0 5.0 10.0 15.0 lout (mA)









DS13791 - Rev 2 page 15/49



Figure 29. Gain vs. frequency different capacitive load (TSC2010H) 40 CI = 100 pF 20 Gain (dB) CI = 330 pF CI = 470 pF CI = 680 pF -20 Vcc = 5 V, Vicm = 12 V, Vref = Vcc/2 RI = 10 k Ω connected to Vcc/2 10 100 1000 10000 Frequency (kHz)

Figure 30. Gain vs. frequency different capacitive load (TSC2012H) 40 CI = 100 pF 20 CI = 330 pF Gain (dB) CI = 470 pF CI = 680 pF Vcc = 5 V, Vicm = 12 V, Vref = Vcc / 2 RI = 10kΩ connected to Vcc / 2 10 -40 100 1000 10000 Frequency (kHz)







DS13791 - Rev 2 page 16/49



Figure 33. Bandwidth vs. input common mode (TSC2012H) 900.0k 800.0k 700.0k T=-40°C (¥) 600.0k T=25°C Bandwidth 400.0k 400.0k 300.0k T=125 °C T=150 °C 200.0k Vref=Vcc/2 Vcc=5V 100.0k RI=10kΩ CI=100pFconnected to Vcc/2 0.0 0 30 40 50 , -20 -10 10 20 60 Vicm (V)

Figure 34. Overshoot vs. capacitive load TSC2011H 35 Vsensestep=10mVpp TSC2010H 30 Vsensestep=30mVpp Overshoot (%) 20 15 TSC2012H Vsensestep=6mVpp 10 Vcc=5V, Vref=Vcc/2, Vicm[-20V:70V], RI =10 k Ω, CI connect to Gnd 0 100 200 300 400 600 700 Capacitive load(pF)





DS13791 - Rev 2 page 17/49



Figure 37. Small signal response with V_{CC} = 5 V (TSC2012H)

1.0


0.5


0.0

Vout

V

Figure 38. Small signal response with $V_{CC} = 2.7 \text{ V}$ 25 Vout Vsense (mV) Vout (V) Vsense -25 -0.5 Vcc=2.7V, Vicm=12V, Vsense=10mVpp T=25°C, CI=100pF -1.0 --50 -40µ -60µ 20µ Time (s)






DS13791 - Rev 2 page 18/49



Figure 41. Large signal response with $V_{CC} = 5 V$ (TSC2012H) 150 125 100 75 50 (\nu) esues\ 0 -25 -50 50 Vout (V) Vsense Vout Vcc = 5 V, -50 Vicm = 12 V, -75 Vsense = 45 mVpp CI = 100 pF, -100 T = 25°C -125 -150 -5µ 5μ 10µ 15µ Time (s)

Figure 42. Large signal response with $V_{CC} = 2.7 \text{ V}$ 25 Vsense (mV) Vout (V) Vout Vsense Vcc=2.7V, Vicm=12V, -25 Vsense=40mVpp CI=100pF, T=25°C -3 + -5µ 10µ 15µ Time (s)

Figure 43. 12 V common mode step response recovery 20 15 Vicm 10 Vout 3 Vicm (V) Vout (V) Vcc=5V, Vicm edge 10ns, -10 Vsense=0V, Vref=2.5V RI=10k Ω , CI=100pF, -15 T=25°C 10µ 20µ 30µ Time (s)




DS13791 - Rev 2 page 19/49



Figure 45. PSRR vs. frequency -120 Vcc=3.3V -100 -80 Vcc=2.7V PSRR(dB) Vcc=5V -60 -40 Vicm=12V -20 Vripple=100mVpp T=25°C 0 L 100 10k 100k 1M 10M Frequency (Hz)

Figure 46. CMRR vs. frequency -120 Vcc=3.3V Vcc=2.7V -100 -80 CMRR (dB) -40 Vicm=12V -20 Vripple=100mVpp T=25°C 0 L 100 10k 100k 1M 10M Frequency (Hz)

Figure 47. Positive overvoltage recovery V_{CC} = 2.7 V 200 Vcc=2.7V, Vicm=12V, 150 CI=100pF T=25°C 100 Vsense (mV) Vout (V) 50 Vout Vsense -50 -100 -1µ 2μ Time (s)



DS13791 - Rev 2 page 20/49



Figure 49. Overvoltage recovery vs. V_{icm} V_{CC} = 5 V 2.0 Vref = Vcc / 2 Vcc = 5 V, 1.8 Vout = 100 mV drop after Vsense edge 1.5 Negative recovery time Over Voltage Recovery (µs) 1.3 1.0 8.0 0.5 Positive recovery time 0.3 0.0 -20 -10 0 10 20 30 40 Vicm (V)






Figure 51. ON/OFF delay for shutdown mode 3 2 VSHDN Vout 1V/div Vref=Vcc/2 Vsense=20mV, Vcc=5V, Vicm=12V, -1 RI=10kΩ connected to Vcc-, -2 -3 └─ -10µ 10µ 30µ 50µ 60µ 70µ Time (s)



DS13791 - Rev 2 page 21/49





DS13791 - Rev 2 page 22/49



5 Application information

5.1 Overview

The TSC2011H is especially designed to accurately measure the current by amplifying the voltage across a shunt resistor connected to its input. This voltage drop V_{sense} is then amplified by an instrumentation amplifier providing a max. input offset voltage of 500 μ V (25 °C) for an input common voltage of 12 V.

The TSC2011H is a fixed gain current sensing amplifier of 60 V/V. Thanks to a thin film resistor, the TSC2011H offers an extremely precise gain and a very high CMRR performance even in a high frequency range. Moreover, by fixing the output common mode voltage, the TSC2011H can be either used as a unidirectional or bidirectional current sensing amplifier.

The TSC2011H provides an extended input common range from -20 V below the negative supply voltage, and up to 70 V allowing either low-side or high-side current sensing, while the TSC2011H device can operate from 2.7 to 5.5 V.

The parameters are very stable in the full V_{CC} range and characterization curves show the TSC2011H characteristics at 2.7 V and 5.0 V. Moreover, the main specifications are guaranteed in an extended temperature range from -40 to 150 °C.

5.2 Theory of operation

The main feature of the TSC2011H is the ability to work with an input common mode voltage largely beyond the power supply $V_{\rm CC}$ range (2.7 V to 5.5 V). It is ideal, for example, in automotive applications where a reverse battery can be supported by the TSC2011H without any damage. It also works with 48 V battery applications as the TSC2011H can support and measure the current on line at voltage up to 70 V. No additional protective components are needed in that range.

V_{cc} < V_{icm} < 70 V

In this case, the power supply of the TSC2011H is issued by the input and not only by the V_{cc} power supply. More precisely, a current is drawn by the common mode rail as depicted in Figure 1 to power it.




Figure 54. Power supply when $V_{icm} > V_{cc}$

In Figure 2, the current used to power the TSC2011H increases together with the V_{icm} voltage. The slope represents the internal common mode resistances. The greater part of the current is drawn by the pin In+, as we can see on the i_{ibp} curve of Figure 7 the current is around 450 μ A. Some of it being V_{icm} / (R₄+R₁) and some supplies the input stage of the circuit, roughly 250 μ A. On the In- pin 250 μ A is drawn only.

So due to the architecture of the TSC2011H, the current to be measured must be much larger than the input bias current. In case of small current to measure the lib current must be taken into account.

DS13791 - Rev 2 page 23/49




Figure 55. Input bias current vs. common mode voltage V_{cc} = 5 V

Gnd < V_{icm} < V_{cc}

In this manner, the TSC2011H is only powered by the power supply V_{cc} , and the iib currents are very close to 0 μ A and do not have any impact on the current measurement.

-20 V < V_{icm} < Gnd

The TSC2011H is fully functional in this range of common mode voltage and has also been characterized. As the high positive common mode voltage, in this specific range, the TSC2011H is also powered by the input, see Figure 3.




Figure 56. Power supply when V_{icm} < Gnd

Most of the current is still due to the pin I_{n+} as we can see on the i_{ibp} curve of Figure 7. The current is about - 300 μ A, some of it being V_{icm} / (R₄ + R₁) and some other supplies the circuit, roughly 250 μ A. A small part of the current, coming from the common mode rail, is also due to the input I_{n-} in order to power the TSC2011H, in a range of -100 μ V.

DS13791 - Rev 2 page 24/49




Output common mode range

The TSC2011H output common mode voltage level can be set thanks to voltages applied on the VREF1 and VREF2 pins. These two pins allow the device to be set either in bidirectional or in unidirectional operation. The voltage applied to those pins must not exceed the V_{cc} range. The different configurations are detailed in the section Unidirectional/Bidirectional operation.

As depicted by Figure 4, VREF1 and VREF2 pins can be driven by an external voltage source capable of sourcing/sinking a current following the equation below:

$$Iref = \frac{Vicm - Vref}{5k\Omega + 275k\Omega + 25k\Omega} \tag{1}$$

Figure 57. V_{ref} powered by an external voltage source



When the output common mode voltage is supplied by an external power supply, in order to improve the output voltage measurement, it is recommended to measure the V_{out} differentially with respect to V_{ref} voltage. It provides a better CMRR measurement, better noise immunity and also a more accurate V_{out} voltage. A decoupling capacitance of 1 nF minimum can be also added to better filter the power supply, and can also be used as a tank capacitance in case an ADC is connected to this reference voltage.

DS13791 - Rev 2 page 25/49




5.3 Unidirectional / bidirectional operation

Unidirectional operation

Unidirectional mode of operation allows the device to measure the current through a shunt resistor in one direction only. The output reference can be ground or V_{cc} and can be set by using VREF1 and VREF2 pins for adjustment.

Ground referenced






In this configuration VREF1 pin and VREF2 pin are connected together to the ground. The output common mode voltage is then automatically set to GND when no current flows through the R_{shunt} resistance. This configuration allows the full scale output in unidirectional mode. It allows a current to be measured as described in Figure 1.

V_{cc} referenced

Figure 59. Output reference to V_{cc}



In this configuration VREF1 pin and VREF2 pin are connected together to the V_{cc} power supply. The output common mode voltage is then automatically set to V_{cc} voltage when no current flows through the R_{shunt} resistance. This configuration allows the full scale output in unidirectional mode. It measures the current as described in Figure 2.

DS13791 - Rev 2 page 26/49



Bidirectional operation

Bidirectional mode of operation allows the device to measure currents through a shunt resistor in two directions. The output reference can be set anywhere within the power supply range. If the output common mode voltage is set at mid-range, the full scale current measurement range is equal in both directions. This is achieved by connecting one VREF pin to Vcc and the other VREF pin to Gnd as described by Figure 3. It can also be done by connecting both VREF pins to V_{cc} / 2 voltage as described by Figure 4. In case the current measurement is not equal in both directions, the user can set the output in a non-symmetrical configuration, adjusting Vref according to the user's needs.

Split supply




Figure 60. Split supply

The biggest advantage of this configuration is that the TSC2011H can be used in bidirectional mode with an output common mode voltage set at the middle of scale, with an accuracy of 0.1%, without any added external component or power supply. This configuration creates a midscale offset ratiometric to the power supply.

External




Figure 61. External supply

In this configuration, VREF1 pin and VREF2 pin are connected together to a reference voltage. The output common mode voltage is then automatically set to this reference voltage value when no current flows through the R_{shunt} resistance. This configuration adjusts the output offset as needed by the application. A DAC for calibration of the analog chain could also be used.

DS13791 - Rev 2 page 27/49



5.4 R_{SENSE} selection

The selection of the shunt resistor is a trade-off between the dynamic range and power dissipation.

Generally, in high current sensing applications, the main focus is to reduce as much as possible the power dissipation (I²R) by choosing the smallest value of shunt. It could be quite easy if a full scale current to measure is small.

In low current applications the R_{sense} value could be higher, to minimize the impact of the offset voltage on the circuit. Due to input bias current of several μA , the TSC2011H cannot measure the current in the same range, when the common mode voltage overpasses the power supply voltage (refer to section about theory of operation).

The trade-off is mainly when a dynamic range of current to measure is large, meaning ability to measure with the same shunt value from low current to high current. Generally, the current full scale (Imax-Imin) defines the shunt value thanks to the full output voltage range, the gain of the TSC2011H. The TSC2011H can work with a full scale ΔV_{out} = 100 mV to V_{cc} - 100 mV with maximum gain accuracy of 0.3%.

At first order, the full current range to measure through R_{sense} can be defined by equation 2, just by taking the gain error and input offset voltage as inaccuracy parameters:

$$Isense_full_scale*Rsense = \frac{Vcc - 200mV}{TSC_Gain(1 + Eg)} - 2 \left| Vio \right|$$
 (2)

The V_{sense} parameter is defined in the electrical characteristics following equation 2.

Its purpose is to highlight that the product $R_{sense}^*T_{SC_gain}$ is determined by the application, and that once one of these two parameters is selected, the maximum value of the second one can be calculated.

If power dissipation in the shunt is the key point, R_{Sense} should be chosen as follows:

$$Rsense \le \frac{Pmax}{Imax^2}$$

and then choosing the right gain. For example, for high current to sense, the TSC2012H can offer a gain of 100, in this manner a smaller shunt can be used and so limited power losses. However accuracy can be lower.

· Or choosing the product available on the shelf, and then size the shunt resistor value accordingly.

5.5 Input offset voltage drift overtemperature

The maximum input offset voltage drift overtemperature is defined as the offset variation related to the offset value measured at 25 °C. The signal chain accuracy at 25 °C can be compensated during production at application level. The maximum input voltage drift overtemperature enables the system designer to anticipate the effect of temperature variations.

The maximum input voltage drift overtemperature is computed using equation 3:

$$\frac{\Delta V_{io}}{\Delta T} = \max \left| \frac{V_{io}(T) - V_{io}(25^{\circ}C)}{T - 25^{\circ}C} \right|$$
 (3)

where T = -40 $^{\circ}$ C and 150 $^{\circ}$ C.

The TSC2011H datasheet maximum value is guaranteed by measurements on a representative sample size ensuring a C_{pk} (process capability index) greater than 1.3.

DS13791 - Rev 2 page 28/49



5.6 Error calculation

The principal source of error, such as: input offset voltage, gain error, common mode rejection ratio, are described separately in the electrical characteristics. This chapter summarizes the most important error to take into account during a design phase.

Input offset voltage error

Equation 2 depicts a first order error calculation just by taking into account the input offset voltage. In a temperature environment, the deviation of the V_{io} and the error linked to the input offset on the output voltage can be written as equation 4:

$$Vio Error = (\pm Vio \pm Dvio/Dt)^*Gain$$
 (4)

· Gain error and shunt resistance accuracy

$$Gain\ error = Gain(1 + \varepsilon gain) \tag{5}$$

$$Rsense\ error = Gain(1 + \varepsilon Rsense) \tag{6}$$

Where $\varepsilon gain$ is the gain error 0.3% max. for the TSC2011H.

Where $\varepsilon Rsense$ is the shunt resistance error. Shunt resistors from 5 m Ω to 100 m Ω are available with 1% accuracy or better.

CMR error

In the electrical characteristics, CMR is specified at one input common mode voltage. So in order to take into consideration the variation of the input voltage offset depending on the V_{icm} , the calculus must be done till this known point. Let us get V_{icm} = 12 V as a reference point.


So the error on Vout due to a common mode voltage variation can be written as in equation 7:

$$CMR\ error = \pm \frac{Vicm - 12V}{CMR} * Gain \tag{7}$$

Output common mode error (Vocm)

This error can be taken into account when the output common mode voltage is set as suggested in Figure 62. Schematic for V_{ocm} error, and so by using the internal divider bridge. Otherwise it is important to take into consideration the error linked to the voltage source applied on the VREF1 pin and VREF2 pin.

Figure 62. Schematic for V_{ocm} error



The divider bridge is made by two resistances of 50 k Ω given an output common mode voltage of:

$$\frac{Vref1 + Vref2}{2}$$

DS13791 - Rev 2 page 29/49



Due to a small mismatch of the internal resistance the error, on the output common mode voltage, can be described as in equation 8:

$$Vocm = \left(\frac{Vref1 + Vref2}{2}\right). (1 + \varepsilon Acc)$$
 (8)

Where εAcc is the accuracy referred to the output with a typical value of 0.1%.

Noise

The Figure 50. Noise vs. frequency expresses the noise referred to the input of the TSC2011H. This device shows a 1/f noise until 10 kHz frequency. Above this limit the white noise density is 29 nV/ \sqrt{Hz} , until the bandwidth of the TSC2011H.

The noise can be then expressed as two terms, the former related to the 1/f noise and the latter due to the white noise. If we consider that there is no additional filter on the TSC2011H and it is only bandwidth limited, it can be considered that over the 750 kHz, there is an attenuation of the noise with a first order filtering. So the equivalent noise bandwidth is 750kHz. $\frac{\pi}{2}$.

The RMS value of the output noise is the integration of the spectral noise over the bandwidth of interest and can be expressed as equation 9:

$$enRMS = \left(\sqrt{\int_{0.1}^{10000} \left(\frac{29.10^{-9}}{\sqrt{\frac{f}{10.10^{3}}}}\right)^{2} df} + \int_{0.1}^{750000.\frac{\pi}{2}} (29.10^{-9})^{2} df\right) *Gain$$
 (9)

Total error

The maximum total error expected on the output of the device can be described as the sum of the different source described just above. The total output accuracy can be written as equation 10.


$$Vout_{err} = Gain*Rsense*|Iload|(\varepsilon gain + \varepsilon Rsense) + Gain.|Vio| + Gain$$

$$\cdot \frac{|Vicm - 12V|}{CMR} + |Vocm|(\varepsilon Acc) + noise$$
(10)

I_{load} is described in Figure 63. Input current and the output noise is described by equation 9.

Note that the input bias currents are not taken into account in this section, as they are already integrated in the V_{sense}. Figure 63. Input current below depicts the current flowing from the source to the load when the input common mode voltage is higher than the supply voltage.

Figure 63. Input current



From a calculation approach, when V_{icm} voltage is beyond V_{cc} , I_{load} must be considered as the sum of I_{source} and Input bias current (I_{ib}). Note that the input bias current on the pin IN– is largely lower and can be neglected.

Figure 63. Input current also expresses that the TSC2011H cannot measure the current in the same order as input bias current (several hundreds of μ A).

DS13791 - Rev 2 page 30/49



The linearity is not taken into account in the error calculus as it represents 0.03% of error only and it is negligible. Nevertheless, as the gain error has been calculated thanks to the best fit line approach, it gives the information that the gain error can be relatively constant throughout the linear input range of the TSC2011H.

Equation 10 has been described for a temperature of 25 $^{\circ}$ C. For sure with a temperature variation, D_{vio}/DT error term must be added. And if the power supply is susceptible to change, the SVR parameter must also be taken into account.

Example

Let us consider that the maximum total error can happen on the output of the TSC2011H.

Use case:

- $V_{cc} = 5 V$
- V_{icm} = 24 V
- V_{ocm} = 2.5 V
- Temperature = 25 °C
- $I_{load} = 5 A$
- Shunt 5 mΩ with 1% accuracy

Theoretically the expected output voltage should be $V_{out} = R_{shunt} * I_{load} *60 + V_{ocm} = 4 V$.

From the equations above, all the error terms are detailed by using the maximum value of the electrical characteristics (when available), in order to express as much as possible, the worst case condition. The % error on output of the following table is expressed in reference to $V_{out} - V_{ref}$, so in this typical example: 1.5 V.

Error source	Calculus	Output voltage error	% error on output
Gain error	60*5.10 ⁻³ *5*0.3%	4.5 mV	0.3%
V _{io} error	60*500μV	30 mV	2%
CMRR error	$60*\frac{24V - 12V}{10\overline{20}}$	22.7 mV	1.5%
V _{ocm} error	2.5*0.1%	2.5 mV	0.2%
Noise	$60*\frac{29nV}{\sqrt{Hz}}\sqrt{10kHz*\left(\ln(10k) - \ln(0.1)\right) + 750kHz*\frac{\pi}{2} - 0.1Hz}$	1.98 mV _{RMS}	0.4% (1)
Total		60 mV +1.98 mV _{RMS}	4.4%

Table 6. Gain error

So the maximum output voltage in the worst case condition at ambient temperature is $4.060 \text{ V} + 1.98 \text{ mV}_{RMS}$ instead of 4 V expected. This represents an error on the current reading of about 4.4%. 1% more must be added due to the shunt accuracy.

This calculus comes from all the maximum values and all the error terms which have been added to each other, meaning that the chance of getting 4.4% precision in the use case above is extremely low and on the whole population, the error is largely smaller.

DS13791 - Rev 2 page 31/49

^{1.} The percentage is based on voltage peak value, which is 3 times RMS value.



5.7 Shutdown mode

If the SHDN pin is driven between 0.7 x V_{cc} and V_{cc} the TSC2011H enters low power shutdown mode, drawing less than 20 μ A, over the V_{cc} and V_{icm} range. In SHDN mode the output is in HiZ state.

Although there is an internal current source of 500 nA on the SHDN pin, keeping a low state allowing the TSC2011H to work without any voltage applied on the SHDN pin, it is strongly recommended to apply the dedicated voltage on the SHDN pin to ensure the full functionality of the TSC2011H, especially when fast common mode variation appears.

The figure below depicts the architecture of the SHDN pin.

shdn

500nA

Vcomp=
Vcc/2

Comparator

- With GND applied to SHDN pin the TSC2011H is in active mode
- With V_{cc} applied to SHDN pin the TSC2011H is in shutdown mode

5.8 Stability

Driving switched capacitive loads

Some ADCs get their signal thanks to a sample and hold capacitor. If before a sampling this capacitance is fully discharged, a fast current load can appear on the output of the TSC2011H during the sampling phase.

The scope probe in the figure below shows the output voltage of the TSC2011H excited by a 40 pF capacitor with a 3.3 Vpp signal at 50 kHz to simulate the sample and hold circuit of the ADC120.




Figure 65. Capacitive load response at V_{cc} = 3.3 V

The ADC120 has a conversion rate of 50 ksps, which is perfect to sample and hold the output of the TSC2011H without any error.

The following graph shows the behavior of the output of the TSC2011H under the worst case condition, as for example, when there is an ADC120 channel change between two measurements.

DS13791 - Rev 2 page 32/49



If a single channel is used, the change on the sample and hold capacitance is very small for sure, and so the recovery time is extremely low as described by the figure below.




Figure 66. Capacitive load response at V_{cc} = 3.3 V with a step of 100 mV

The effect of the ADC sampling and hold can be easily smoothed thanks to an RC filter. As suggested on the schematic below. The capacitor of the external filter must be chosen much higher than the internal ADC capacitor, in order to easily absorb the sudden voltage variation on the output due to the sampling and hold of the ADC. The resistance must be chosen according to the application speed of the system in order not to impact the whole application. The main advantage of using an RC filter is to have an antialiasing system. The used ADC should certainly have sample and hold conversion in accordance with the RC filter value, in order to let the output recover before sampling.





Figure 67. RC filter when driving ADC

In Figure 4 an R_s = 470 Ω resistance and a C_t = 470 pF capacitance have been set. Given a low-pass filter of 720 kHz and a response time of roughly 660 ns.

In Figure 5 an R_s = 820 Ω resistance and a C_t = 1 nF capacitance have been set. Given a low-pass filter of 194 kHz and a response time of roughly 2.5 μ s.

DS13791 - Rev 2 page 33/49





The value of the added external capacitor must be taken into account. Indeed, if this one is chosen with an excessive value and the serial resistance with a too small value, the risk of instability on the output of the TSC2011H is high.

Driving large capacitive C_{load}

Increasing the load capacitance produces gain peaking in the frequency response, with an overshoot and ringing in the step response.

The figure below shows the serial resistors that must be added to the output, to make a system stable. The chosen criteria ensures the stability of the system and it is an overshoot lower than 24%.

500
400
Vcc=5V, Vicm=0V, Vref=Vcc/2, T=25°C,

Stable

100
Unstable

Capacitive Load (nF)

Figure 70. Stability criteria with a serial resistor at V_{CC} = 5 V

DS13791 - Rev 2 page 34/49



5.9 Power supply recommendation

In order to decouple correctly the TSC2011H, a 100 nF bypass capacitor can be placed between V_{cc} and Gnd. This capacitor must be placed as close as possible to the supply pins. The figure below shows a start-up time with a decoupling capacitance of 100 nF.




Figure 71. Start-up time with a decoupling capacitance of 100 nF

The VREF pin is used to fix the output common mode voltage and it is driven by a low impedance voltage source and can be decoupled thanks to a 10 nF bypass capacitor.

A greater bypass capacitor added on the V_{cc} pin and VREF pin helps to enhance CMRR and PSRR performance.

5.10 PCB layout recommendations

The layout of the PCB tracks connected to the current sensing, load and power supply is very important. It is good practice to use short and wide PCB traces to minimize voltage drops and parasitic inductance.

When a shunt resistance, lower than 1 Ω , is used, a 4-wire connection technique should be used to sense the current as described in the schematic below. This technique separates pairs of current carrying and voltage-sensing electrodes to make more accurate measurements by eliminating the lead and contact resistance from the measurement.

The track connected to the input pin of the TSC2011H has to be considered as a differential pair, it must have the same length and width, and ideally placed on the same PCB plane, and above all must be routed as far as possible from any noisy source. As this track carries the input bias current, in a range of hundreds of μ A, it can be designed small but always by taking care of its resistivity. Any via in these input tracks are not recommended to avoid any parasitic resistance in this path.

To minimize parasitic impedance over the entire surface, a multi-via technique that connects the bottom and top layer ground planes together in many locations is often used.

A ground plane generally helps to reduce EMI; that is why a multilayer PCB use is suggested as well as the ground planes as a shield to protect the internal track. In this case, the digital from the analog ground must be separated and any ground loop must be avoided. Loop area or antenna must be reduced to minimize EMI impact.

Figure 1 suggests a possible routing for the TSC2011H, in order to minimize parasitic effect.

DS13791 - Rev 2 page 35/49







Figure 72. Recommended layout

page 36/49



5.11 EMI rejection ratio (EMIRR)

The electromagnetic interference (EMI) rejection ratio, or EMIRR, describes the EMI immunity of current sensing device. An adverse effect that is common to many current sensing is a change in the offset voltage as a result of RF signal rectification. Figure 1 shows the EMIRR on pin IN+, Figure 2 shows the EMIRR on pin IN- of the TSC2011H measured from 400 MHz up to 2.4 GHz.








Figure 75. EMIRR on pin+ (TSC2010H) shows the EMIRR on pin IN+, Figure 76. EMIRR on pin- (TSC2010H) shows the EMIRR on pin IN- of the TSC2010H measured from 10 MHz up to 2.4 GHz.





DS13791 - Rev 2 page 37/49




5.12 Overload recovery


Overload recovery is defined as the time required for the current sensing output to recover from a saturated state to a linear state.

The saturation state occurs when the output voltage gets very close to rails in the application. It results from an excessive input voltage.

When the output of the TSC2011H enters saturation state, less than 1 μ s is needed to get back to a linear state as shown by Figure 77 and Figure 78.

Figure 45 and Figure 46 show the overvoltage recovery for a V_{CC} = 2.7 V.





DS13791 - Rev 2 page 38/49



5.13 Application examples

5.13.1 H-bridge motor control

The H-bridge topology is very popular in motor control, DC-DC converters, LED lighting control and other bidirectional loads from a single supply potential.

The TSC2011H provides a feedback control system for current but also detects overload conditions.

Figure 1 describes a typical schematic using the TSC2011H in a motor control application. A 20 m Ω shunt resistance in series with the motor monitors a measurable voltage drop representing the load current, and the TSC2011H amplifies the V_{sense} in order to give some information about the current flowing into the motor in real time. This information is then digitalizing by the 12-bit ADC (ADC120).




Figure 79. H-bridge application

General overview:

To make the motor rotation occur, the NMOS H1, H2, L1, L2 are driven by a H-bridge quad power MOSFET driver. We have to consider that the current flows from 12 V to the GND, through H1 NMOS and L2 NMOS. A PWM is applied on the NMOS L2 in order to control the current and thus the speed of the motor.

By PWM, the average voltage applied on the motor is controlled. H1 remains always ON and the PWM is applied on L2. When L2 is turned OFF, H2 must be turned ON, for freewheeling, allowing the discharge of the motor inductance current. This phenomenon generates a fast input common mode voltage transition on the TSC2011H, from 0 V to 12 V.

Thanks to a good recovery time due to fast input common mode change, the TSC2011H follows the current flowing into the motor as depicted by the scope probe in Figure 80. TSC2011H H-bridge application.

The black curve represents the fast V_{icm} variation step of 12 V in 500 ns when the freewheeling is activated. The blue curve represents the current flowing into the motor measured with a current probe.

The red curve represents the output voltage - 1.35 V (Vref voltage) of the TSC2011H probe after the RC filter.

The RC filter, used to drive the ADC120, smoothens the output signal a little and adds a small constant time, in the range of 1 µs.

DS13791 - Rev 2 page 39/49




Figure 80. TSC2011H H-bridge application

After a fast variation of the input common mode, the TSC2011H needs less than 5 µs to recover its normal behavior.

5.13.2 Solenoid valve

In automotive applications, the automatic transmission relies on bands and clutches to change gears, and the only way they can be applied is by fluid pressure. The transmission solenoid is responsible for opening or closing valves in the valve body to allow transmission fluid to enter, at which point the fluid can pressurize the clutches and bands. Solenoids consist of a spring loaded plunger wrapped with a coil of wire, and it is generally driven thanks to a MOS transistor.

In the schematic below the TSC2011H is used in mono-directional mode. When the MOS is ON, the current can flow through the solenoid and actuate this one. The input common mode is high in this case.

When the MOS is turned OFF, as the current stored in the solenoid cannot stop instantaneously, the diode turns ON allowing a freewheeling to discharge the solenoid resulting in a common mode one diode voltage drop below ground.

Thanks to its large input common mode range, the TSC2011H can be used for such applications depicted in the figure below.

In order not to saturate the output when no current is flowing into R_{sense}, a small voltage on V_{ref} has to be applied.

DS13791 - Rev 2 page 40/49






Figure 81. Solenoid valve application

DS13791 - Rev 2 page 41/49



6 Package information

To meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions, and product status are available at: www.st.com. ECOPACK is an ST trademark.

6.1 SO8 package information

Figure 82. SO8 package outline




Table 7. SO-8 mechanical data

Dim	mm			Inches		
Dim.	Min.	Тур.	Max.	Min.	Тур.	Max.
А			1.75			0.069
A1	0.1		0.25	0.004		0.01
A2	1.25			0.049		
b	0.28		0.48	0.011		0.019
С	0.17		0.23	0.007		0.01
D	4.8	4.9	5	0.189	0.193	0.197
E	5.8	6	6.2	0.228	0.236	0.244
E1	3.8	3.9	4	0.15	0.154	0.157
е		1.27			0.05	
h	0.25		0.5	0.01		0.02
L	0.4		1.27	0.016		0.05
L1		1.04			0.04	
k	0		8°	1 °		8 °
ccc			0.1			0.004

DS13791 - Rev 2 page 42/49



7 Ordering information

Table 8. Order codes

Order code	Gain (V/V)	Package	Packing	Marking
TSC2010HYDT (1)	20	SO8	Tape and reel	2010HY
TSC2011HYDT (1)	60			2011HY
TSC2012HYDT (1)	100			2012HY

Qualified and characterized according to AEC Q100 and Q003 or equivalent, advanced screening according to AEC Q001 & Q002 or equivalent.

DS13791 - Rev 2 page 43/49



Revision history

Table 9. Document revision history

Date	Revision	Changes
02-Sep-2021	1	Initial release.
07-Feb-2025	2	Updated Figure 1. Minor text changes in Section 5.11.

DS13791 - Rev 2 page 44/49



Contents

7/

1	Diag	gram	2			
2	Pin o	configuration				
3	Maxi	aximum ratings				
4 Electrical characteristics						
	4.1	Typical characteristics				
5	Appl	lication information	23			
	5.1	Overview	23			
	5.2	Theory of operation	23			
	5.3	Unidirectional / bidirectional operation	26			
	5.4	R _{SENSE} selection	28			
	5.5	Input offset voltage drift overtemperature	28			
	5.6	Error calculation	29			
	5.7	Shutdown mode	32			
	5.8	Stability				
	5.9	Power supply recommendation				
	5.10	PCB layout recommendations				
	5.11	EMI rejection ratio (EMIRR)				
	5.12	Overload recovery				
	5.13	Application examples	39			
		5.13.1 H-bridge motor control				
		5.13.2 Solenoid valve				
6	Pack	kage information				
	6.1	SO8 package information				
7	Orde	ering information	43			
Rev	ision	history	44			





List of tables

Table 1.	Pin description	. 3
Table 2.	Absolute maximum ratings	. 4
Table 3.	Operating conditions	. 4
Table 4.	Electrical characteristics V _{cc} = 2.7 V, V _{icm} = 12 V, T = 25 °C (unless otherwise specified)	. 5
Table 5.	Electrical characteristics (V _{cc} = 5 V, V _{icm} = 12 V, T = 25 °C unless otherwise specified)	. 8
Table 6.	Gain error	31
Table 7.	SO-8 mechanical data	42
Table 8.	Order codes	43
Table 9.	Document revision history	44

DS13791 - Rev 2 page 46/49



List of figures

Figure 1.	Block diagram	
Figure 2.	Pin connection (top view)	
Figure 3.	Supply current vs. supply voltage	
Figure 4.	Supply current vs. input common mode	
Figure 5.	Supply current vs. temperature	
Figure 6.	Supply current vs. input common mode with active shutdown mode	
Figure 7.	Input bias current vs. input common mode with shutdown active	
Figure 8.	Input bias current vs. temperature V _{CC} = 2.7 V	
Figure 9.	Input bias current vs. temperature with V _{CC} = 5 V	
Figure 10.	Input offset voltage vs. temperature	
Figure 11.	Input offset voltage vs. input common mode with V _{CC} = 2.7 V	
Figure 12.	Input offset voltage vs. input common mode with V _{CC} = 5 V	. 12
Figure 13.	Input offset voltage vs. supply voltage	. 12
Figure 14.	Output current vs. output voltage	
Figure 15.	Output current vs. temperature with V _{CC} = 5 V	. 13
Figure 16.	Output current vs. temperature with V _{CC} = 2.7 V	. 13
Figure 17.	V _{oh} and V _{ol} vs. input common mode voltage with V _{CC} = 5 V	. 13
Figure 18.	(Output voltage + V _{ref}) vs. V _{sense} unidirectional with V _{CC} = 5 V	. 13
Figure 19.	(Output voltage + V_{ref}) vs. V_{sense} bidirectional with V_{CC} = 5 $V_{constant}$.	. 14
Figure 20.	Output rail linearity vs. load with V _{CC} = 5 V	. 14
Figure 21.	Linearity vs. V _{sense} with V _{CC} = 5 V	. 14
Figure 22.	Linearity vs. V _{sense} and temperature	
Figure 23.	Gain error vs. input common mode	
Figure 24.	Gain error vs. input common mode and temperature	
Figure 25.	Load regulation with V _{CC} = 5 V	
Figure 26.	Gain vs. frequency	
Figure 27.	Gain vs. frequency V _{CC} = 5 V	
Figure 28.	Gain vs. frequency different capacitive load	
Figure 29.	Gain vs. frequency different capacitive load (TSC2010H)	
Figure 30.	Gain vs. frequency different capacitive load (TSC2012H)	
Figure 31.	Bandwidth vs. input common mode	. 16
Figure 32.	Bandwidth vs. input common mode (TSC2010H)	. 16
Figure 33.	Bandwidth vs. input common mode (TSC2012H)	
Figure 34.	Overshoot vs. capacitive load	
Figure 35.	Small signal response with V _{CC} = 5 V	
Figure 36.	Small signal response with V _{CC} = 5 V (TSC2010H)	. 17
Figure 37.	Small signal response with V _{CC} = 5 V (TSC2012H)	. 18
Figure 38.	Small signal response with V _{CC} = 2.7 V	. 18
Figure 39.	Large signal response with V _{CC} = 5 V	. 18
Figure 40.	Large signal response with V _{CC} = 5 V (TSC2010H)	. 18
Figure 41.	Large signal response with V _{CC} = 5 V (TSC2012H)	. 19
Figure 42.	Large signal response with V _{CC} = 2.7 V	
Figure 43.	12 V common mode step response recovery	
Figure 44.	50 V common mode step response recovery	
Figure 45.	PSRR vs. frequency	
Figure 46.	CMRR vs. frequency	
Figure 47.	Positive overvoltage recovery V _{CC} = 2.7 V	
Figure 48.	Negative overvoltage recovery V _{CC} = 2.7 V	
Figure 49.	Overvoltage recovery vs. V _{icm} V _{CC} = 5 V	
Figure 50.	Noise vs. frequency	

DS13791 - Rev 2 page 47/49

List of figures



Figure 51.	ON/OFF delay for shutdown mode	21
Figure 52.	Output voltage vs. V _{sense} beyond the sense operating	21
Figure 53.	Power-up time delay	22
Figure 54.	Power supply when V _{icm} > V _{cc}	23
Figure 55.	Input bias current vs. common mode voltage V _{cc} = 5 V	24
Figure 56.	Power supply when V _{icm} < Gnd	24
Figure 57.	V _{ref} powered by an external voltage source	25
Figure 58.	Output reference to ground	26
Figure 59.	Output reference to V _{cc}	26
Figure 60.	Split supply	27
Figure 61.	External supply	27
Figure 62.	Schematic for V _{ocm} error	29
Figure 63.	Input current	30
Figure 64.	SHDN pin	32
Figure 65.	Capacitive load response at V _{cc} = 3.3 V	32
Figure 66.	Capacitive load response at V _{cc} = 3.3 V with a step of 100 mV	33
Figure 67.	RC filter when driving ADC	
Figure 68.	Capacitive load response at V _{cc} = 3.3 V with 720 kHz RC filter	34
Figure 69.	Capacitive load response at V _{cc} = 3.3 V with 194 kHz RC filter	34
Figure 70.	Stability criteria with a serial resistor at V _{CC} = 5 V	34
Figure 71.	Start-up time with a decoupling capacitance of 100 nF	35
Figure 72.	Recommended layout	36
Figure 73.	EMIRR on pin+	
Figure 74.	EMIRR on pin	
Figure 75.	EMIRR on pin+ (TSC2010H)	
Figure 76.	EMIRR on pin- (TSC2010H)	
Figure 77.	Negative overvoltage recovery V _{CC} = ± 2.5 V	
Figure 78.	Positive overvoltage recovery V _{CC} = ± 2.5 V	
Figure 79.	H-bridge application	
Figure 80.	TSC2011H H-bridge application	
Figure 81.	Solenoid valve application	
Figure 82.	SO8 package outline	42

DS13791 - Rev 2 page 48/49



IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2025 STMicroelectronics – All rights reserved

DS13791 - Rev 2 page 49/49